

bit of 32 combinations two code gone for FS and LS. Remaining 30, can be given 'double meaning'. Thus we have total 60 (30 x 2) combinations, which are sufficient to represent 26 character, 10 digits and some special character. The Table 14 shows the *Baudot Code*, which implements same fundamental of FS and LS (32-bit code).

1.13 Error Detecting and Correcting Code :

In digital system, the movement of binary data and codes from one location to another is most common operation performed. Examples are as follows:
(1) Communication between Computers.
(2) Storage and retrieval of data from floppy, hard disk and tape.

We normally pass data information from one device (transmitter) to another device (Receiver). We expect that receiver should receive identical information that was transmitted by transmitter. But the ideal situation doesn't occur because of *electrical noise*, in the environment, normally EMI or RFI interference. The noise is unwanted signal which, gets mixed up with the data and may change bit from 1 to 0 or 0 to 1. The change in single bit can change the meaning of information / data. Fig. 1.18 shows the problem.




Fig. 1.18 : Transmission data corrupted by noise

As shown in Fig. 1.18, at transmitting end data is relatively noise free. While passing through cable (wire) certain degree of noise gets superimposed. The amplitude of noise is large enough to change the *binary bits*, or the data bits will be wrongly interpreted by receiver end.
In modern digital equipment you will find that communication is relatively error free. But if data is corrupted we should have some means to *Detect* it. Simplest and most widely used scheme for error detection is *parity*.

1.13.1 Parity Bit :

A parity bit is an extra bit that is attached to a code group that is being transferred from one location to another. The parity bit can be either 0 or 1 depending upon number of 1's contained in code group. We have two types of parity.
(i) Even.
(ii) Odd.

Even Parity : In this case value of extra parity bit is chosen so that group of bits produces even number of 1's (including parity bit), is called even parity. For example suppose data is 1 0 0 0 1 1 0. In stream no. of ones are odd. ∴ Final data with parity will give us.

1000 0110, 1
Data Parity
Data with parity (Total even number of 1's)

But if data is 1000 0100 i.e. already it has even number of 1's, then we have.

1000 0100, 0
Data Parity
Data with parity (Total even number of 1's)

Odd Parity : In this case value of extra parity bit is chosen so that group of bits produces odd number of 1's (including parity bit), is called odd parity. We will take same example.

1000 0110 → has odd number 1's. ∴

1000 0110, 1
Data Parity
Data with parity (Total odd number of 1's)

Finally 1000 0110 → even number of 1's. ∴

1000 0110, 0
Data Parity
Data with parity (Total odd number of 1's)

Both the parity scheme are commonly used, there is no any strong argument in favour of either type. When this method is used, transmitter and receiver both the station should be tuned to same parity i.e. either even or odd. The disadvantage of the system is if 2 or more number of bits are in error, the system fails.

Ex-61 : Attach even parity bit to following ASCII codes :

- (1) 'H' 100 1000
- (2) 'L' 100 1100
- (3) 'O' 100 1111
- (4) 'A' 100 0001
- (5) 'a' 110 0001


Soln. :

ASCII	Parity bit	Code
'H'	0	100 1000
'L'	1	100 1100
'O'	1	100 1111
'A'	0	100 0001
'a'	1	110 0001

To set even parity

1.13.2 Double Parity :

To improve the performance for detecting erroneous data, one may prefer *double parity*. In previous case we have added parity bit horizontally only. But in double parity, parity bit is added horizontally as well as vertically. The example is as follows :



Parity bits added (presumably it is set for even parity). Here information is passed in blocks.

1.13.3 Checksum :

This method is most widely used in computer system. Checksum means successive words are added to generate sum. The final sum generated is called checksum.

$$\begin{aligned}
 &+ A_1 \rightarrow \text{data byte/ word} \\
 &+ A_2 \\
 &+ A_3 \text{ (Total 'n' number of data bytes / words)} \\
 &+ \dots \\
 &+ A_n \\
 \hline
 &\text{Checksum} \\
 &\text{For example take } A_1 \text{ and } A_2 \text{ bytes} \\
 &A_1 \quad 0 \ 1 \ 0 \ 0 \quad 1 \ 0 \ 0 \ 0 \\
 &+ A_2 \quad 0 \ 0 \ 1 \ 1 \quad 1 \ 1 \ 0 \ 0 \\
 \hline
 &\text{Checksum } 1 \ 0 \ 0 \ 0 \quad 0 \ 1 \ 0 \ 0
 \end{aligned}$$

After transmitting block of data, checksum is transmitted, to receiver end. On the receiver side after receiving the data, it will add up and find out checksum, this checksum should exactly match with checksum transmitted by transmitter.

1.13.4 Five Bit Codes :

Five bit Codes are also available. Actually 4 bits are needed to encode any decimal digit from 0 to 9. An extra bit is required to allow us to decode the number more easily, as well as to detect errors more readily.

The Table 15 shows 5 bit codes such as 8 6 4 2 1, 6 3 2 1 0, shift counter and 5 1 1 1 1 code.

Decimal	8 6 4 2 1	6 3 2 1 0	Shift Counter	5 1 1 1 1
0	00000	00110	00000	00000
1	00001	00011	00001	00001
2	00010	00101	00011	00011
3	00011	01001	00111	00111
4	00100	01010	01111	01111
5	00101	01100	11111	10000
6	01000	10001	11110	11000
7	01001	10010	11100	11100
8	10000	11000	11000	11110
9	10001	11000	10000	11111

Table 15

63210 : This code is weighted code except for decimal value equal to zero. There are exactly two, 1s in each code, allowing reliable error detection. This code is used for storing digital data or magnetic drum.

Shift Counter : This code is also called as Johnson Code. This code is non weighted code. Normally used in electronic counter.

51111 : This code is weighted code and self complementing. The code is approximately similar to shift counter.

1.13.5 Code with More than 5 Bits or Equal to 5 Bits :

The codes like 9876543210, 543210, 50-43210 or bi-quinary, 2 out of 5 are having more than or equal to 5 bits. Let's first see the Table for this codes.

Decimal	Ring Counter Code	5 4 3 2 1 0	50-43210	4 out of 5 code
0	9 8 7 6 5 4 3 2 1 0	000001	01-00001	11000
1	0000000010	000010	01-00010	00011
2	0000000100	000100	01-00100	00101
3	0000001000	001000	01-01000	00110
4	0000010000	010000	01-10000	01001
5	0000100000	100001	10-00001	01010
6	0001000000	100010	10-00010	01100
7	0010000000	100100	10-00100	10001
8	0100000000	101000	10-01000	10010
9	1000000000	110000	10-10000	10100

Table 16

9876543210 Code : This code is sometimes called ring counter code. This uses only single 1 in each group. This makes it easy to decode and detect error. The code has disadvantage that it requires more electronic circuitry than simple 4 and 5 bit code.

50-43210 : It is called bi-quinary code, occasionally used in electronic counter circuit. Each code contain group of 2 bits and group of 5 bits. The group of 2 bits indicates, whether the number is more or less than 5. The group of 5 denotes count. Reliable error detection is possible because a single 1 in group of 2 bits and in 5 bits.

543210 : Same as biquinary code except 6 bits are used. 2 out of 5 : This code uses 5 bit and each code contain two 1s.

1.13.6 Error Correcting Codes :

An efficient method would be not only to detect the code but also to correct it. The most popular error correcting code is the Hamming Code. It was discovered by R. W. Hamming in 1950.


The basic of hamming code is, it uses Parity bit, set for even parity over a selected bits. The parity bits are placed at bit positions which are powers of 2 i.e. 2⁰, 2¹, 2², ... 2ⁿ. The 7 bit hamming code format is given as follows :

→ [ASKED IN EXAM - DEC. 96, MAY 96, 97, DEC. 97 III]

1. $P_7, D_6, D_5, P_4, D_3, P_2, P_1$
 Where $D =$ Data bits $\rightarrow P_4, P_2, P_1$ total 3 bits.
 This is also called (7, 4) hamming code. Normally hamming code is represented by (n, k) , where $n =$ total number of bits and $k =$ Total number of data bit(s).
 $n = n - k =$ Number of Parity-bits.
 In our case $n = 7, k = 4, m = n - k = 7 - 4 = 3$.

Conditions for parity bit:
 (a) P_1 bit : This bit should be such that it establishes even parity over P_1, D_3, D_5 and D_7 bits.
 $P_1 \rightarrow 1, 3, 5, 7$.
 (b) P_2 bit : This bit should be such that it establishes even parity over P_2, D_3, D_6, D_7 .
 $P_2 \rightarrow 2, 3, 6, 7$.
 (c) P_4 bit : This bit should be such that it establishes even parity over P_4, D_5, D_6, D_1 bits.
 $P_4 \rightarrow 4, 5, 6, 7$.

Let's see example to understand the thing more clearly. Say for example, generate 7 bit hamming code for given data bits $1 \ 0 \ 1 \ 1 = B_3 \ B_2 \ B_1 \ B_0, B_3 =$ MSB, $B_0 =$ LSB.



Now our job is to find out parity bits P_1, P_2 and P_4 .
 For P_1 bit
 $P_1 \ D_3 \ D_5 \ D_7$
 $1 \ 1 \ 1 \ 1$ As $D_3 = D_5 = D_7 = 1$ forms odd parity. $P_1 = 1$, to make it even.
 For P_2 bit
 $P_2 \ D_3 \ D_6 \ D_7$
 $1 \ 0 \ 1$ As D_3, D_6, D_7 already gives us even parity, we set $P_2 = 0$.
 For P_4 bit
 $P_4 \ D_5 \ D_6 \ D_7$
 $1 \ 0 \ 1$ As D_5, D_6, D_7 already forms even parity we set $P_4 = 0$.
 \therefore Finally we have 7 bit hamming code.
 $D_7 \ D_6 \ D_5 \ P_4 \ D_3 \ D_2 \ P_2 \ P_1$
 $ns : 1 \ 0 \ 1 \ 0 \ 1 \ 0 \ 1$

We saw how to generate hamming code. Now we will see how hamming code detects error. Let's solve example for the same.
 Let's say on receiver end we received data bits 1011011. Which is hamming code. Find out the error and correct it.
 Hamming Code Format $D_7 \ D_6 \ D_5 \ P_4 \ D_3 \ D_2 \ P_2 \ P_1$
 $1 \ 0 \ 1 \ 1 \ 0 \ 1 \ 1$
 (1) 1, 3, 5, 7 should have even parity.

$P_1 \ D_3 \ D_5 \ D_7$
 $1 \ 0 \ 1 \ 1 \rightarrow$ these bits doesnot provide even parity
 \therefore there is error \therefore set error bit.
 (2) 2, 3, 6, 7 should give even parity.
 $P_2 \ D_3 \ D_6 \ D_7$
 $1 \ 0 \ 0 \ 1 \rightarrow$ Yes; these bits gives even parities
 \therefore reset error bit.
 (3) 4, 5, 6, 7 should give even parity.
 $P_4 \ D_5 \ D_6 \ D_7$
 $1 \ 1 \ 0 \ 1 \rightarrow$ No, this provides odd parity
 \therefore there is an error \therefore set error bit
 \therefore error code is $(101)_2 = (5)_{10}$ \therefore 5th bit is in error. Complement it.
 \therefore Finally $D_7 \ D_6 \ D_5 \ P_4 \ D_3 \ P_2 \ P_1$
 $1 \ 0 \ 0 \ 1 \ 0 \ 1 \ 1 \rightarrow$ Corrected Code.
 Thus hamming provides you direct answer that which bit is in error.

1.14 Universal Product Codes :

Universal product code is basically based on optical technique. Let's refer Fig. 1.19 to understand UPC.




Fig. 1.19

UPC 'symbol' contains decimal number uniquely identifying a product type. Fig. 1.19 (a) shows symbol that encodes 123456790. As shown decimal digit are represented in UPC symbol by light (0) and dark (1). UPC is composed of seven binary elements. UPC digits has two form, i.e. depending upon whether used in left half (first five digits) or the right half of the symbol, the code changes Fig. 1.19 (c) represents code for left and right. Certain other information is also provided in UPC code called sets of 'guard' bar, which appear at both ends and in the middle of the symbol.

Ex. 57 : Express decimal number 0-9 in following BCD codes : (i) 7421 (ii) 8421

Soln. :

Decimal	7 4 2 1	8 4 2 1
0	0000	0000
1	0001	0001
2	0010	0010
3	0011	0011
4	0100	0100
5	0101	0101
6	0110	0110
7	1000	0111
8	1001	1000
9	1010	1001

Ex. 58 : Encode following four bit binary words into a seven bit even parity Hamming code format :
 (i) 1001
 (ii) 1010

Soln. : Hamming code-7 bit data format is given as

(i) Given $D_7 D_6 D_5 D_4 D_3 D_2 D_1$

Selection should be such that we get even parity for
 (a) $P_4 D_5 D_6 D_7$
 (b) $P_2 D_3 D_4 D_7$
 (c) $P_1 D_3 D_5 D_7$

(ii) The 7 bit even parity Hamming Code is

$7 \ 0 \ 0 \ 1 \ 1 \ 0 \ 0$
 $D_7 \ D_6 \ D_5 \ P_4 \ D_3 \ D_2 \ P_1$

(i) Given $D_7 D_6 D_5 D_4 D_3 D_2 D_1$

Selection should be such that we get even parity for
 (a) $P_4 D_5 D_6 D_7$
 (b) $P_2 D_3 D_4 D_7$
 (c) $P_1 D_3 D_5 D_7$

(ii) The 7 bit even parity Hamming Code is

$7 \ 0 \ 0 \ 1 \ 1 \ 0 \ 0$
 $D_7 \ D_6 \ D_5 \ P_4 \ D_3 \ D_2 \ P_1$

(i) Given $D_7 D_6 D_5 D_4 D_3 D_2 D_1$

Selection should be such that we get even parity for
 (a) $P_4 D_5 D_6 D_7$
 (b) $P_2 D_3 D_4 D_7$
 (c) $P_1 D_3 D_5 D_7$

(ii) The 7 bit even parity Hamming Code is

$7 \ 0 \ 0 \ 1 \ 1 \ 0 \ 0$
 $D_7 \ D_6 \ D_5 \ P_4 \ D_3 \ D_2 \ P_1$

(i) Given $D_7 D_6 D_5 D_4 D_3 D_2 D_1$

Selection should be such that we get even parity for
 (a) $P_4 D_5 D_6 D_7$
 (b) $P_2 D_3 D_4 D_7$
 (c) $P_1 D_3 D_5 D_7$

(ii) The 7 bit even parity Hamming Code is

$7 \ 0 \ 0 \ 1 \ 1 \ 0 \ 0$
 $D_7 \ D_6 \ D_5 \ P_4 \ D_3 \ D_2 \ P_1$

(i) Given $D_7 D_6 D_5 D_4 D_3 D_2 D_1$

Selection should be such that we get even parity for
 (a) $P_4 D_5 D_6 D_7$
 (b) $P_2 D_3 D_4 D_7$
 (c) $P_1 D_3 D_5 D_7$

Ex. 59 : A 7 bit Hamming Code is received as 1111101. What is the correct data ?

Soln. : Given $D_7 \ D_6 \ D_5 \ P_4 \ D_3 \ D_2 \ P_1$

$1 \ 1 \ 1 \ 1 \ 1 \ 0 \ 1$

The parity can be checked as follows, considering even parity.

(a) $P_4 \ D_3 \ D_5 \ D_7$

$1 \ 1 \ 1 \ 1$ No error 0

For even parity P_4 must be 1, as $D_3 = D_5 = D_6 = D_7 = 1$ results in odd number of 1's.

(b) $P_2 \ D_3 \ D_6 \ D_7$

$0 \ 1 \ 1 \ 1$ error 1

For even parity P_2 must be 1 as $D_3 = D_6 = D_7 = 1$, results in odd number of 1's.

(c) $P_1 \ D_3 \ D_5 \ D_7$

$1 \ 1 \ 1 \ 1$ No error 0

For even parity P_1 must be 1 as $D_3 = D_5 = D_7 = 1$, results in odd numbers of 1's.

Resulting binary word is

$(010)_2 = (2)_{10}$. 2nd bit is in error.

Correct Code is 1111111.

Ex. 60 : A seven bit even parity Hamming code is received as 1110101. What is the correct code ?

Soln. : Given $D_7 \ D_6 \ D_5 \ P_4 \ D_3 \ D_2 \ P_1$

$1 \ 1 \ 1 \ 0 \ 1 \ 0 \ 1$

Bits $P_4 \ D_3 \ D_5 \ D_7$

$0 \ 1 \ 1 \ 1$ error 1

For even parity P_4 must be 1 as $D_3 = D_5 = D_7 = 1$, results in odd parity.

Bits $P_2 \ D_3 \ D_6 \ D_7$

$0 \ 1 \ 1 \ 1$ error 1

For even parity P_2 must be 1 as $D_3 = D_6 = D_7 = 1$, results in odd parity.

Bits $P_1 \ D_3 \ D_5 \ D_7$

$1 \ 1 \ 1 \ 1$ No error 0

For even parity P_1 must be 1 as $D_3 = D_5 = D_7 = 1$ forms odd parity.

Resulting binary error word is $(110)_2$. 6th bit is in error. Correct code is 1010101.

Ex. 61 : Encode data bits 1100 into seven bits even parity Hamming code.

Soln. : The Hamming code is

$D_7 \ D_6 \ D_5 \ P_4 \ D_3 \ D_2 \ P_1$

$1 \ 1 \ 0 \ 0 \ 1 \ 1 \ 1$

Bits $P_4 \ D_3 \ D_5 \ D_7$

$0 \ 1 \ 0 \ 1$ error 1

For even parity P_4 must be 1 as $D_3 = D_5 = D_7 = 1$, results in odd parity.

Bits $P_2 \ D_3 \ D_6 \ D_7$

$0 \ 1 \ 1 \ 1$ error 1

For even parity P_2 must be 1 as $D_3 = D_6 = D_7 = 1$, results in odd parity.

Bits $P_1 \ D_3 \ D_5 \ D_7$

$1 \ 1 \ 1 \ 1$ No error 0

For even parity P_1 must be 1 as $D_3 = D_5 = D_7 = 1$ forms odd parity.

Resulting binary error word is $(110)_2$. 6th bit is in error. Correct code is 1010101.

Ex. 62 : Encode data bits 1100 into seven bits even parity Hamming code.

Soln. : The Hamming code is

$D_7 \ D_6 \ D_5 \ P_4 \ D_3 \ D_2 \ P_1$

$1 \ 1 \ 0 \ 0 \ 1 \ 1 \ 1$

Bits $P_4 \ D_3 \ D_5 \ D_7$

$0 \ 1 \ 0 \ 1$ error 1

For even parity P_4 must be 1 as $D_3 = D_5 = D_7 = 1$, results in odd parity.

Bits $P_2 \ D_3 \ D_6 \ D_7$

$0 \ 1 \ 1 \ 1$ error 1

For even parity P_2 must be 1 as $D_3 = D_6 = D_7 = 1$, results in odd parity.

Bits $P_1 \ D_3 \ D_5 \ D_7$

$1 \ 1 \ 1 \ 1$ No error 0

For even parity P_1 must be 1 as $D_3 = D_5 = D_7 = 1$ forms odd parity.

Resulting binary error word is $(110)_2$. 6th bit is in error. Correct code is 1010101.

(c) P_1 set for even parity for bits 1, 3, 5, 7.

P_1	D_7	D_6	D_5	D_4	D_3	D_2	D_1
-	0	0	0	1	1	1	1

$\Rightarrow P_1 = 1$

Final code used is,

$D_7 D_6 D_5 D_4 P_4 P_3 P_2 P_1 = 1 1 0 0 0 1$

Ex. 62 : Determine the value of base x if,

Soln. : (i) $(211)_x = (152)_8$ (ii) $(193)_x = (623)_8$ (iii) $(225)_x = (341)_8$

This can be written as

$$2 \times x^2 + 1 \times x + 1 \times x^0 = 1 \times 8^2 + 5 \times 8 + 2 \times 8^0$$

$$2x^2 + x + 1 = 64 + 40 + 2$$

$$\therefore 2x^2 + x + 1 = 106$$

$$\therefore 2x^2 + x - 105 = 0$$

Now solve the equation $\frac{-b \pm \sqrt{b^2 - 4ac}}{2a}$

Where $a = 2$, $b = 1$, $c = 105$ Take +ve root.

Ans. $x = 7$

(ii) $(193)_x = (623)_8$

$$1 \times x^2 + 9 \times x + 3 = 6 \times 8^2 + 2 \times 8 + 3 \times 8^0$$

$$\therefore x^2 + 9x + 3 = 403$$

$$\therefore x^2 + 9x - 400 = 0$$

Solving this we get $x = 16$

(iii) $(225)_x = (341)_8$

$$2 \times x^2 + 2 \times x^1 + 5 \times x^0 = 3 \times 8^2 + 4 \times 8 + 1 \times 8^0$$

$$2x^2 + 2x + 5 = 225$$

$$\therefore 2x^2 + 2x - 200 = 0$$

$$\therefore x^2 + x - 100 = 0$$

Solve this using equation given.

$x = 10$

Ex. 63 : Represent 8620 decimal number in (a) BCD 8421 (b) XS-3 (c) 2421 code.

soln. : (a) BCD 8421

8	6	2	0
1000	0110	0010	0000

\rightarrow decimal \rightarrow 8421 BCD.

(b) XS-3

8	6	2	0
+3	3	3	3

\rightarrow Add 3 \rightarrow decimal

(c) 2421 Code.

11	9	5	3
↓	↓	↓	↓
1011	1000	0101	0011

\rightarrow XS-3

8	6	2	0
1110	1100	0010	0000

\rightarrow Decimal \rightarrow 2421 Code.

1.16 Examples from University Papers :

1. Determine equivalent decimal numbers for the following binary numbers :

- (i) 1001.1101 (ii) 1100.0110

(May 96, 2 Marks)

Ans. :

(i) Write binary number $\rightarrow 1 0 0 1 . 1 1 0 1$
 Weights of number $\rightarrow 2^3 2^2 2^1 2^0 . 2^{-1} 2^{-2} 2^{-3} 2^{-4}$
 $\therefore (1001.1101)_2 = 1 \times 2^3 + 0 \times 2^2 + 0 \times 2^1 + 1 \times 2^0 + 1 \times 2^{-1} + 1 \times 2^{-2} + 0 \times 2^{-3} + 1 \times 2^{-4}$
 $= 8 + 0 + 0 + 1 + 0.5 + 0.250 + 0 + 0.0625$
 $= (9.8125)_{10}$

(ii) $(1001.1101)_2 = (9.8125)_{10}$
 $(1100.0110)_2$...Ans.

Write binary number $\rightarrow 1 1 0 0 . 0 1 1 0$
 Weights of number $\rightarrow 2^3 2^2 2^1 2^0 . 2^{-1} 2^{-2} 2^{-3} 2^{-4}$
 $= 1 \times 2^3 + 1 \times 2^2 + 0 \times 2^1 + 0 \times 2^0 + 0 \times 2^{-1} + 1 \times 2^{-2} + 1 \times 2^{-3} + 0 \times 2^{-4}$
 $= 8 + 4 + 0 + 0 + 0 + 0.250 + 0.125 + 0$
 $= (12.375)_{10}$...Ans.

2. Convert following base 10 numbers to base 2 numbers :

- (i) 524 (ii) 98

Ans. : (i) $(524)_{10}$

2	Quotient	Remainder
2	524	0
2	262	0
2	131	1
2	65	1
2	32	0
2	16	0
2	8	0
2	4	0
2	2	0
2	1	1

Original number \rightarrow MSB
 Remainder \rightarrow LSB

$(524)_{10} = (1000001100)_2$...Ans.




Fig. Ex. 4.24 (iv)

- (a) → for term $\bar{A}\bar{B}$ → covers minterms 4, 5
- (b) → for term $\bar{A}B\bar{C}$ → covers minterms 1
- (c) → for term $\bar{A}BC$ → covers minterms 3
- (d) → Total of Fig. (a), (b) and (c) → covers 1, 3, 4, 5.
- (e) → New K-map showing regrouping so the output function is minimised.

∴ Output $Y = \bar{A}\bar{B} + \bar{A}C$

Draw K-map for following expression:
 $Y = \bar{A}BCD + \bar{B}C + BD + \bar{A}BCD + \bar{B}C$
 ∴ Now the minterms for all terms are directly shown in Fig. Ex. 4.24 (v)(a). Fig. Ex. 4.24 (v)(b) is remapped K-map.




Fig. Ex. 4.24 (v)

- Group 1 → ABCD
 - 2 → $\bar{B}\bar{C}$
 - 3 → $\bar{B}D$
 - 4 → $\bar{A}\bar{B}\bar{C}$
 - 5 → $\bar{B}\bar{C}$
- Newly mapped K-map
 Group 1 → B
 2 → AD
 ∴ (Output) $Y = \bar{B} + \bar{A}D$

Conclusions about K-map :

At this stage, you must be feeling that K-map is easy method in comparison with, reduction (minimisation) using Boolean expression (hopefully). But the problems involved with K-map are :

- (1) There is no guarantee that the K-map will give the best realisation. By mistake you can form redundant group.
- (2) To deal with K-map for variables more than or equal to 6 is very difficult.
- (3) Now-a-days it is trend that we expect that everything should be done by computer. The same way we expect computer should reduce or minimise the given expression, either by Boolean or K-map. But, as no unique recognisable pattern is generated, while solving a K-map, it is not possible to write an algorithm (Algorithm is nothing but systematic approach to solve any given problem).

Because of these problems associated with K-map, we use new method i.e. *Quine Mc Cluskey Method*.

4.9 Quine Mc Cluskey Method or Tabular Method :

It is an efficient tabular method employed to minimise an expression for six or more variables. Just like K-maps it searches for terms that cancel out the terms like $A + \bar{A}$, $x + \bar{x}$ and so on. Before I start explaining you steps involved, first we will learn *Prime Implicants*.

Prime Implicant :

Let $P(x)$ be a product term i.e. Boolean function that can be written as a product of literals of X_n . If for the function $F(x)$, the relationship for all A such that $P(A) = 1$, $F(A) = 1$ holds, then P is called an implicant of F . means $F(A) = 1$ implies $F(A) = 1$. it means that every minterm of P is also a minterm of F .

Let's take one example,

$F(X) = AB + BC + \bar{A}C + \bar{A}C$
 Remaining minterms not appearing are,
 $ABC, \bar{A}BC, \bar{A}BC, \bar{A}BC$

An implicant P of F is called prime implicant if any product term obtained by deleting a literal from P is not an implicant of F . Prime implicant is an *indivisible* implicant in that it ceases to be an implicant if any of its literals are removed.

Code Word :

In the tabular (Quine Mc Cluskey) method, a product term $x_1 x_2 \dots x_n$ when n is equal to number of input variables is represented by: word of length n . In that 1 in the position denotes uncomplemented literal

Step I: List out all the minterms in Table format, based on number of logical '1's in the standard SOP term.

Step II: Group the minterms in Table format, based on number of logical '1's in the standard SOP term.

Step III: Start from top and go on comparing minterms, with remaining minterms, from each successive group.

Step IV: Combine the minterms, such that they differ by only one bit. The bit that differs is replaced by X.

Step V: Using Step III again, reduce first reduction Table to second reduction Table and so on until no further reduction is possible.

Step VI: Prime Implicant Selection: Set up a cover Table T whose rows are all the prime implicants and whose columns are all the minterms. Enter an 'X' at intersection of row i and column j if the jth prime implicant P_i covers the jth minterm of m_j.

Step VII: Now identify Essential prime implicants. The essential prime implicants are easily identified by scanning cover Table for columns containing exactly one X. If such a column m_j is found and its sole X is in row P_i, then P_i is an essential prime implicant. If P_i is omitted from solution, m_j minterms will not be covered.

Step VIII: Identify all the essential rows of cover Table and add to the solution set S. Reduce cover Table by removing essential rows and all columns covered by these rows.

Step IX: Continue applying step VIII till no further reduction of cover Table is possible. Let's solve one example to understand it better.

Find minimal SOP expression for the function:
 $F(A, B, C, D) = \sum m(0, 6, 8, 10, 12, 14, 17, 19, 21, 25, 27, 28, 29)$.

Step I: Listing of all the minterms.

Decimal (minterms)	Equivalent Binary			
	B ₄	B ₃	B ₂	B ₁
m ₀	0	0	0	0
m ₆	0	0	1	1
m ₈	0	1	0	0
m ₁₀	0	1	0	1
m ₁₂	0	1	1	0
m ₁₄	0	1	1	1
m ₁₇	1	0	0	1
m ₁₉	1	0	0	0
m ₂₁	1	0	1	0
m ₂₅	1	1	0	0
m ₂₇	1	1	0	1
m ₂₈	1	1	1	0
m ₂₉	1	1	1	1

Table 4.7

Step II: Grouping minterms in Table format, depending upon number of 1's. The Table 4.8 shows grouping.

Group	Minterm	Binary Equivalent			
		B ₄	B ₃	B ₂	B ₁
Group 1	m ₀	0	0	0	0
Group 2	m ₆	0	1	0	0
	m ₈	0	1	0	1
Group 3	m ₁₀	0	1	1	0
	m ₁₂	0	1	1	1
	m ₁₄	0	1	1	1
Group 4	m ₁₇	1	0	0	1
	m ₁₉	1	0	0	0
	m ₂₁	1	0	1	0
	m ₂₅	1	1	0	0
	m ₂₇	1	1	0	1
Group 5	m ₂₈	1	1	1	0
	m ₂₉	1	1	1	1

Table 4.8

Step III: Comparing the minterms and prepare first reduction Table we will start comparing m₀ with remaining minterms. Initially compare m₀ and m₆.

$$m_0 = 0000$$

$$m_6 = 0100$$

So if you observe B₀ to B₃ bits are same only B₄ changes. Therefore we can make entry of these both minterms in first reduction Table as,

$$m_0, m_6 \rightarrow X0000 \text{ (X means Not '1' or '0')}$$

Same way go on comparing with 6, 10, 12, 17, 14, 19, 21, 25, 28, 27, 29. You won't find any match. So in group - 1 we have only one entry of m₀, m₆. Now start comparing m₆. Here you have to take precaution that you should compare present minterm with next minterms only. It should not be compared with previous minterm. Presently for us m₆ is previous and 8, 10, 12, ..., 29 are next. So don't compare m₆ with m₀.

While comparing m₆ with minterms you will find only two match

$$m_6, m_{10} \rightarrow m_8 = 01000$$

$$m_6, m_{12} \rightarrow m_8 = 01010$$

$$m_6, m_{14} \rightarrow m_8 = 01000$$

$$m_6, m_{17} \rightarrow m_{12} = 01100$$

These two terms should be written under group 2. Now group 3 will start.

Go comparing m₁₀, m₁₂, m₁₇ and entries of all there will be covered under group 3. Table 4.9 shows full first reduction Table.

First Reduction Table

Group	Minterms	Binary Equivalent					
		B ₄ (A)	B ₃ (B)	B ₂ (C)	B ₁ (D)	B ₀ (E)	B ₀ (F)
Group - 1	m ₃ , m ₇	0	1	0	0	0	0
	m ₄ , m ₁₀	0	1	0	X	0	0
	m ₅ , m ₁₂	0	1	X	0	0	0
Group - 2	m ₆ , m ₁₄	0	X	1	1	0	0
	m ₁₀ , m ₁₄	0	1	X	1	0	0
	m ₁₂ , m ₁₄	0	1	1	X	0	0
	m ₁₂ , m ₂₈	X	1	1	0	0	0
Group - 3	m ₁₇ , m ₁₉	1	0	0	X	1	1
	m ₁₇ , m ₂₁	1	0	0	X	0	1
	m ₁₇ , m ₂₅	1	X	0	0	0	1
	m ₁₉ , m ₂₇	1	X	0	1	1	1
Group - 4	m ₂₁ , m ₂₉	1	X	1	0	1	1
	m ₂₅ , m ₂₇	1	1	0	X	1	1
	m ₂₅ , m ₂₉	1	1	1	X	0	1
	m ₂₈ , m ₂₉	1	1	1	0	0	X

Table 4.9

Step IV: Now from First Reduction Table we are going to derive Second Reduction Table.

First Reduction Table

Group	Minterm	Binary Equivalent						P _A	P _B	P _C	P _D
		B ₄ (A)	B ₃ (B)	B ₂ (C)	B ₁ (D)	B ₀ (E)	B ₀ (F)				
2	m ₃ , m ₇	0	1	0	0	0	0	✓			
	m ₄ , m ₁₀	0	1	0	X	0	0	✓			
3	m ₆ , m ₁₄	0	X	1	1	0	0		✓		
	m ₁₀ , m ₁₄	0	1	X	1	0	0		✓		
	m ₁₂ , m ₁₄	0	1	1	X	0	0		✓		
	m ₁₂ , m ₂₈	X	1	1	0	0	0		✓		
4	m ₁₇ , m ₁₉	1	0	0	X	1	1			✓	
	m ₁₇ , m ₂₁	1	0	0	X	0	1			✓	
	m ₁₇ , m ₂₅	1	X	0	0	0	1			✓	
	m ₁₉ , m ₂₇	1	X	0	1	1	1			✓	
4	m ₂₁ , m ₂₉	1	X	1	0	1	1			✓	
	m ₂₅ , m ₂₇	1	1	0	1	0	1			✓	
	m ₂₅ , m ₂₉	1	1	1	0	X	1			✓	
	m ₂₈ , m ₂₉	1	1	1	0	0	X			✓	

Table 4.10 (a)

Second Reduction Table

Group	Minterm	Binary Equivalent					
		B ₄ (A)	B ₃ (B)	B ₂ (C)	B ₁ (D)	B ₀ (E)	B ₀ (F)
2	m ₃ , m ₇	0	1	X	X	0	0
	m ₄ , m ₁₀	0	1	X	X	0	0
	m ₅ , m ₁₂	0	1	X	X	0	0
	m ₆ , m ₁₄	0	1	X	X	0	0
3	m ₁₇ , m ₁₉	1	X	0	X	1	1
	m ₁₇ , m ₂₁	1	X	0	X	0	1
	m ₁₇ , m ₂₅	1	X	0	X	0	1
	m ₁₉ , m ₂₇	1	X	0	X	0	1

Table 4.10 (b)

Here also the procedure is same, group i should be compared with group i + 1. In this comparing task is bit simple, first check that 'X' matches, if it matches then only go for comparing remaining bits. The term which is covered, simply put a tick. Table 4.10 shows both the Tables.

Final reduction from Table 4.10 (b) is,

Final Reduction Table

Minterm	Binary Equivalent	→ P _E
m ₃ , m ₁₀ , m ₁₂ , m ₁₄ , m ₁₇ , m ₁₉ , m ₂₅ , m ₂₇	0 1 X X 0	→ P _E
m ₁₇ , m ₁₉ , m ₂₅ , m ₂₇ , m ₂₁ , m ₂₉	1 X 0 X 1	→ P _F
m ₁₇ , m ₂₁ , m ₂₅ , m ₂₇ , m ₂₁ , m ₂₉	1 X X 0 1	→ P _D

Step V: Now take remaining terms from Table 4.10 (b) (unticked terms) and final terms from Table 4.11 and make Cover Table or Prime Implicant Table. This Table has a row for every prime implicant and a column for every minterm of Z. An 'X' (cross) is entered at the intersection of row i and column j, if prime implicant P_i of row i covers minterm m_j of row j.

Cover Table:

P _i	m ₃	m ₄	m ₅	m ₆	m ₁₀	m ₁₂	m ₁₄	m ₁₇	m ₁₉	m ₂₁	m ₂₅	m ₂₇	m ₂₈	m ₂₉
P _A	X													
P _B		X												
P _C						X							X	
P _D														X
P _E			X	X	X	X	X	X	X	X	X	X		
P _F													X	X
P _G								X						X

Table 4.11

$P_A = 0X000 \rightarrow (00000)_2 = (0)_{10}, (01000)_2 = (6)_{10}$

$P_A = 0X000$ (X can be 0 or 1)

$00000 \rightarrow (00000)_2$

$01000 \rightarrow (01000)_2$

$P_B = 0X110 \rightarrow (00110)_2 = (6)_{10}, (01110)_2 = (14)_{10}$

$P_C = X1100 \rightarrow (01100)_2 = (12)_{10}, (11100)_2 = (28)_{10}$

$P_D = 1110X \rightarrow (11100)_2 = (28)_{10}, (11101)_2 = (29)_{10}$

$P_E = 01XX0 \rightarrow (01000)_2, (01010)_2, (01100)_2, (01110)_2$

$P_F = 1X0X1 \rightarrow (10001)_2, (10011)_2, (11001)_2, (11011)_2$

$P_G = 1XX01 \rightarrow (10001)_2, (10101)_2, (11001)_2, (11101)_2$

As shown in Table 4.11, the minterms we select P_B, P_F and P_G all ticked minterms are covered. Therefore $P_B, P_F, P_G \rightarrow$ essential implicant. Now as we select P_B, P_F and P_G , the minterms covered by P_C are already covered therefore P_C is not required. Now the remaining minterms are, m_6, m_8 and m_{12} . To cover these three minterms we have to select P_A, P_D and P_E .

Final solution is:

$(P_A, P_B, P_D, P_E, P_G) = (0X000, 0X110, 1110X, 01XX0, 1X0X1, 1XX01)$

Consider we have A, B, C, D, E variables where A = MSB and E = LSB.

\therefore Output $Y = \bar{A} \bar{C} \bar{D} \bar{E} + \bar{A} C D \bar{E} + A B C D + A B C \bar{D} + \bar{A} B \bar{E} + \bar{A} C \bar{E} + A \bar{D} E$

('X' terms are not considered).

Ex. 25 : Minimise expression using Quine Mc Cluskey method.

(i) $f(A, B, C, D) = \Sigma (1, 3, 5, 10, 11, 12, 13, 14, 15)$.

Soln. :

Step I : List all minterms :

Decimal value or minterm	Binary equivalent			
	A	B	C	D
m_1	0	0	0	1
m_3	0	0	1	1
m_5	0	1	0	1
m_{10}	1	0	1	0
m_{11}	1	0	1	1
m_{12}	1	1	0	0
m_{13}	1	1	0	1
m_{14}	1	1	1	0
m_{15}	1	1	1	1

Table 4.12

Step II : Group according to number of 1's.

Group	Minterms	Binary Equivalent			
		A	B	C	D
1	m_1	0	0	0	1
2	m_3	0	0	1	1
	m_5	0	1	0	1
	m_{10}	1	0	1	0
	m_{12}	1	1	0	0
3	m_{11}	1	0	1	1
	m_{13}	1	1	0	1
	m_{14}	1	1	1	0
4	m_{15}	1	1	1	1

Table 4.13

Step III : Form first reduction Table.

Group	Minterms	Binary Equivalent			
		A	B	C	D
1	m_1, m_3	0	0	X	1
	m_1, m_5	0	X	0	1
	m_3, m_{11}	X	0	1	1
2	m_3, m_{13}	X	1	0	1
	m_{10}, m_{11}	1	0	1	X
	m_{12}, m_{14}	1	1	X	0
	m_{12}, m_{13}	1	1	0	X
	m_{10}, m_{14}	1	X	1	0
	m_{11}, m_{15}	1	X	1	1
3	m_{13}, m_{15}	1	1	X	1
	m_{14}, m_{15}	1	1	1	X

Table 4.14

Step IV : Now list second reduction Table :

Group	Minterms	Binary Equivalent			
		A	B	C	D
2	$m_{10}, m_{11}, m_{14}, m_{15}$	1	X	1	X
	m_{12}, m_{13}, m_{15}	1	1	X	X
	$m_{12}, m_{13}, m_{14}, m_{15}$	1	1	X	X
	$m_{10}, m_{14}, m_{11}, m_{15}$	1	X	1	X

Table 4.15

Finally reducing this Table 4.15, we get.

Minterms		A	B	C	D
m ₁₀	m ₁₁	1	X	1	X
m ₁₂	m ₁₃	1	1	X	X

Now we have to consider remaining terms from Table 4.14 and final term from Table 4.16, and make cover Table.

Step V : Cover Table

P. I.	m ₁	m ₂	m ₃	m ₄	m ₅	m ₆	m ₇	m ₈	m ₉	m ₁₀	m ₁₁	m ₁₂	m ₁₃	m ₁₄	m ₁₅
P _A = 00X1	X	X													
P _B = 0X01	X		X												
P _C = X011			X												
P _D = X101			X												
P _E = 1X1X			X	X											
P _F = 11XX					X	X	X	X							

P_G and P_F both are essential implicants. If we cover P_E and P_F, these terms will cover minterm 10, 11, 12, 13, 14, 15. Now only remaining terms are P_A, P_B, P_C and P_D. These covers minterms 1, 3, 5, 11 and 13. But as minterms 11 and 13 are already covered by P_E and P_F, therefore consider only minterms 1, 3 and 5.

So, reduced cover Table.

Prime Implicants	m ₁	m ₃	m ₅
P _A = 00X1	X	X	X
P _B = 0X01	X		
P _C = X011		X	
P _D = X101			X

Observing Table 4.18, we can conclude that if prime implicants P_A and P_B, both are selected, it will cover minterms 1, 3, 5. Therefore one need not consider P_C and P_D.

Final reduction,
 $F(P_A, P_B, P_C, P_D) = (00X1, 0X01, 1X1X, 11XX)$

$$\therefore F(A, B, C, D) = \overline{A}BD + \overline{A}CD + AC + AB$$

(ii) Minimise expression using Quine-Mc Cluskey method.

$$f(A, B, C, D) = \sum m(1, 2, 4, 8, 10, 11, 12, 13, 15)$$

Step I :

First list out all the minterms.

Minterms	Binary Equivalent			
	A	B	C	D
m ₁	0	0	0	1
m ₂	0	0	1	0
m ₄	0	1	0	0
m ₆	1	0	0	0
m ₁₀	1	0	1	0
m ₁₁	1	0	1	1
m ₁₂	1	1	0	0
m ₁₃	1	1	0	1
m ₁₅	1	1	1	1

Step II : Arrange minterms depending upon number of 1's.

Group	Minterms	Binary Equivalent			
		A	B	C	D
1	m ₁	0	0	0	1
	m ₂	0	0	1	0
	m ₄	0	1	0	0
	m ₆	1	0	0	0
2	m ₁₀	1	1	1	1
	m ₁₂	1	1	0	0
3	m ₁₁	1	0	1	1
	m ₁₃	1	1	0	1
	m ₁₅	1	1	1	1

Step III : Now prepare 1st reduction Table.

Group	Minterms	Binary Equivalent				P _A	P _B	P _C	P _D	P _E	P _F	P _G	P _H
		A	B	C	D								
Group 1	m ₂ , m ₁₀	X	0	1	0								
	m ₄ , m ₁₂	X	1	0	0								
	m ₆ , m ₁₀	1	0	X	0								
	m ₈ , m ₁₂	1	X	0	0								
Group 2	m ₁₀ , m ₁₁	1	0	1	X								
	m ₁₂ , m ₁₃	1	1	0	X								
Group 3	m ₁₁ , m ₁₅	1	X	1	1								
	m ₁₃ , m ₁₅	1	1	X	1								

Table 4.21

Further reduction is not possible.

Step IV : Cover Table :

m_1	m_2	m_4	m_8	m_{10}	m_{11}	m_{12}	m_{13}	m_{15}
	X			X				
		X				X		
			X	X				
			X				X	
				X	X			
						X		X
							X	X
X								

- $P_A = X010$
- $P_B = X100$
- $P_C = 10X0$
- $P_D = 1X00$
- $P_E = 101X$
- $P_F = 110X$
- $P_G = 1X11$
- $P_H = 11X1$
- $P_I = 0001$

Table 4.22

Here if we select $P_A, P_B, P_C, P_D, P_E, P_F, P_G, P_H, P_I$ all minterms are covered.

Therefore final function is

$$F(P_A, P_B, P_C, P_D, P_E, P_F, P_G, P_H, P_I) = \{X010, X100, 10X0, 101X, 11X1, 0001\}$$

$$\therefore F(A, B, C, D) = \bar{B}C\bar{D} + B\bar{C}\bar{D} + A\bar{B}D + ABC + ABD + \bar{A}\bar{B}\bar{C}\bar{D}$$

(iii) Simplify following using tabular method :

$$F(A, B, C, D, E, F) = \sum m(20, 28, 52, 60)$$

Soln. :

Step I :

Minterms	Binary
m_{20}	010100
m_{28}	011100
m_{52}	110100
m_{60}	111100

Step II : Arrange them with respect to number of bits:

Group	Minterm	Binary
1	m_{20}	010100
2	m_{28}	011100
3	m_{52}	110100
	m_{60}	111100

Step III : First Reduction Method.

Minterms	Binary
m_{20}, m_{28}	01X100 ✓
m_{20}, m_{52}	X10100 ✓
m_{24}, m_{60}	X11100 ✓
m_{52}, m_{60}	11X100 ✓

Step IV : Second Reduction Table.

Minterms	Binary
$m_{20}, m_{28}, m_{52}, m_{60}$	X1X100
$m_{20}, m_{52}, m_{54}, m_{60}$	X1X100

Step V : Final reduction gives us,

$$\sum m_{20}, m_{28}, m_{52}, m_{60} = X1X100$$

$$\therefore F(A, B, C, D, E, F) = B\bar{D}\bar{E}F \rightarrow \text{Answer}$$

(iv) Reduce using Quine Mc Cluskey method :

$$f(A, B, C, D) = \sum m(2, 3, 6, 7, 8, 9, 13, 15) + d(4, 10, 12)$$

Soln. : List all the minterms.

Minterms	Binary			
	A	B	C	D
m_2	0	0	1	0
m_3	0	0	1	1
m_6	0	1	1	0
m_7	0	1	1	1
m_8	1	0	0	0
m_9	1	0	0	1
m_{13}	1	1	0	1
m_{15}	1	1	1	1
m_4	0	1	0	0
m_{10}	1	0	1	0
m_{12}	1	1	1	0

Now list all minterms with respect to number of 1's.

Group	Minterm	Binary				Number of 1's
		A	B	C	D	
group 1	m_2	0	0	1	0	1
	m_4	0	1	0	0	
	m_6	1	0	0	0	
group 2	m_3	0	0	1	1	2
	m_7	0	1	1	0	
	m_9	1	0	0	1	
group 3	m_{10}	1	0	1	0	3
	m_{12}	1	1	0	0	
	m_{13}	1	1	1	1	
group 4	m_{15}	1	1	1	1	4

First level implicants (Reduction Table)

Minterm	Binary			
	A	B	C	D
m_2, m_3	0	0	1	X
m_2, m_6	0	X	1	0
m_2, m_{10}	X	0	1	0
m_4, m_6	0	1	X	0
m_4, m_{12}	X	1	0	0
m_4, m_8	1	0	0	X
m_4, m_{10}	1	0	X	0
m_4, m_{12}	1	X	0	0
m_6, m_7	0	X	1	1
m_6, m_7	0	1	1	X
m_8, m_{13}	1	X	0	1
m_{12}, m_{13}	1	1	0	X
m_7, m_{15}	X	1	1	1
m_{13}, m_{15}	1	1	X	1

P_A
 P_B
 P_C
 P_D

Second Reduction Table

Minterms	Binary Equivalent			
	m_6, m_7	m_7, m_8	m_8, m_9	m_9, m_{10}
m_2	0	X	1	X
m_6	0	X	1	X
m_8	1	X	0	X
m_{12}	1	X	0	X

Now list out unticked item in first level implicant Table and rule prime implicant i.e. form cover

Prime Implicants

- $P_A = X010$
- $P_B = 01X0$
- $P_C = X100$
- $P_D = 10X0$
- $P_E = X111$
- $P_F = 11X1$
- $P_G = 0X1X$
- $P_H = 1X0X$

	m_2	m_3	m_4	m_6	m_7	m_8	m_9	m_{10}	m_{12}	m_{13}	m_{15}
P_A	X							X			
P_B		X	X						X		
P_C			X					X			
P_D				X							X
P_E					X						X
P_F						X					X
P_G	X	X		X	X						
P_H						X	X		X	X	

If we select P_G and P_H we almost cover $m_2, m_3, m_6, m_7, m_8, m_9, m_{12}, m_{13}$. Therefore reduced cover Table is,

- $P_A = X010$
- $P_B = 01X0$
- $P_C = X100$
- $P_D = 10X0$
- $P_E = X111$
- $P_F = 11X1$

	m_4	m_{10}	m_{15}
P_A	X		
P_B		X	
P_C			X
P_D			
P_E			X
P_F			X

Therefore we select P_A, P_B and P_G .

$F(P_A, P_B, P_C, P_D, P_E, P_F, P_G) = (X010, 01X0, X111, 0X1X, 1X0X)$

But as m_4 and m_{10} are don't care conditions we need not cover it, therefore from reduced cover Table we select ONLY P_A, P_B .

Therefore finally, $F(P_A, P_B, P_G) = (11X1, 0X1X, 1X0X)$

$F(A, B, C, D) = ABD + \bar{A}C + AC$

Note: If we select P_E instead of P_F ; it will also do.

4.10 Examples from University Papers :

1. Simplify the following expression using K-map and realise using AND-OR realisation :
 $f(A, B, C, D) = \sum m(1, 3, 7, 8, 10, 12, 13, 15)$
 (May 96, 6 Marks)
 Ans.: Refer Section 4.6.3, Ex. 11.
2. Obtain K-map for:
 $f(A, B, C, D) = \overline{A}B + BC + \overline{C}D$
 (May 96, 6 Marks)
 Ans.: Refer Section 4.8, Ex. 24 (ii).
3. Minimize the following expression using Quine McCluskey tabular method.
 $f(A, B, C, D) = \sum m(2, 9, 10, 11, 13, 15)$
 (May 96, 10 Marks)
 Ans.: First list out all minterms.

Step I :

Minterms	Binary equivalent			
	A	B	C	D
m_2	0	0	1	0
m_9	1	0	0	1
m_{10}	1	0	1	0
m_{11}	1	0	1	1
m_{13}	1	1	0	1
m_{15}	1	1	1	1

Table 1

Step II : Arrange minterms depending upon number of 1's : From Table 1

Group	Minterms	Binary equivalent			
		A	B	C	D
1	m_2	0	0	1	0
2	m_9, m_{10}	1	0	0	1
3	m_{11}, m_{13}	1	0	1	1
4	m_{13}, m_{15}	1	1	1	1

Table 2

Step III : Now prepare first reduction table
 First Reduction Table

Step IV : Now list second reduction table from Table 3

Group	Minterms	Binary equivalent			
		A	B	C	D
1	m_2, m_{10}	X	0	1	0
2	m_9, m_{11}	1	0	X	1
	m_9, m_{13}	1	X	0	1
3	m_{10}, m_{11}	1	0	1	X
	m_{11}, m_{13}	1	X	1	1
	m_{13}, m_{15}	1	1	1	X

→ P_A
 ✓
 ✓
 ✓
 ✓
 ✓
 ✓

Table 3

Step IV : Now list second reduction table from Table 3
 Second Reduction Table

Group	Minterms	Binary equivalent			
		A	B	C	D
2	$m_9, m_{11}, m_{13}, m_{15}$	1	X	X	1
	$m_9, m_{13}, m_{11}, m_{15}$	1	X	X	1

} → P_C

Table 4

Step V : Now we have to consider remaining terms from Table 3 (unmarked marks and final term from Table 4 and make cover table of prime implicant table.

Prime Implicants

	m_2	m_9	m_{10}	m_{11}	m_{13}	m_{15}
$P_A = X$	0	1	0	X		
$P_B = 1$	0	1	X		X	
$P_C = 1$	X	X	1		X	X

✓
 ✓
 ✓

P_C is the essential implicant. If we cover P_C , it will cover minterms 9, 11, 13, 15. Now remaining terms are P_A and P_B . These covers minterms 2, 10, 11, but minterm 11 is already covered by P_C therefore consider only minterm 2 and 10 by selecting P_A .

$F(P_A, P_C) = \{X010, 1X X 1\}$

$F(A, B, C, D) = \overline{B}C\overline{D} + AD$

---Ans.

4. Simplify the following expression using K-map and realise using minimum number of 2-input gates.
 $f(A, B, C, D) = \sum m(1, 2, 9, 10, 11, 14, 15)$


$f(A, B, C, D) = \sum m(1, 2, 9, 10, 11, 14, 15)$

Ans. : As highest state = 15

Therefore K-map required will be of 4 variables (A, B, C, D).

Step 1 : First draw basic skeleton of K-map.

Step 2 : Presently box is empty. Write down '1' in the box whose number is specified in the example i.e. 1, 2, 9, 10, 11, 14, 15. Remaining boxes of K-map should be filled up with zeros.



After making different groups of ones. Write down output equation

$$Y = \overline{B}CD + AC + \overline{B}CD \quad \dots(1)$$

$$(1) \quad (2) \quad (3)$$

$$= \overline{B}(CD + CD) + AC$$

$$= \overline{B}(C \oplus D) + AC$$

Implementing above using Equation (1)




Fig. Q. 4.4

(Dec. 96, 6 Marks)

5. Obtain K-map for the following function :

$$f(A, B, C, D) = \overline{A}B + \overline{B}C + \overline{C}D$$

Ans.: Refer Section 4.8, Ex. 24 (iii).

6. Minimise the following expression using Quine McCluskey tabular method :

$$f(A, B, C, D) = \sum m(1, 3, 4, 5, 6, 8, 12, 14, 15)$$

(Dec. 96, 10 Marks)

Ans. :
Step I : List all the minterms

Minterms	Binary equivalent			
	A	B	C	D
m ₁	0	0	0	1
m ₃	0	0	1	1
m ₄	0	1	0	0
m ₅	0	1	0	1
m ₆	0	1	1	0
m ₈	1	0	0	0
m ₁₂	1	1	0	0
m ₁₄	1	1	1	0
m ₁₅	1	1	1	1

Table 5

Step II : From Table 5 arrange minterms with respect to number of 1's.

Group	Minterms	Binary equivalent			
		A	B	C	D
Group 1	m ₁	0	0	0	1
	m ₄	0	1	0	0
	m ₈	1	0	0	0
Group 2	m ₃	0	0	1	1
	m ₅	0	1	0	1
	m ₆	0	1	1	0
Group 3	m ₁₂	1	1	0	0
	m ₁₄	1	1	1	0
Group 4	m _{14, 15}	1	1	1	1
	m ₁₅	1	1	1	1

Table 6

Step III : Using Table 6 prepare first reduction table

Group	Minterms	Binary equivalent				→ P _A
		A	B	C	D	
Group 1	m ₁ , m ₃	0	0	X	1	→ P _A
	m ₁ , m ₅	0	X	0	1	→ P _B
	m ₄ , m ₅	0	1	0	X	→ P _C
	m ₄ , m ₆	0	1	X	0	✓
Group 2	m ₄ , m ₁₂	X	1	0	0	✓
	m ₈ , m ₁₂	1	X	0	0	→ P _D
Group 3	m ₆ , m ₁₄	X	1	1	0	✓
	m ₁₂ , m ₁₄	1	1	X	0	✓
	m ₁₄ , m ₁₅	1	1	1	X	→ P _E

Table 7

Step IV : From Table 7 from second reduction table.

Group	Minterms	Binary equivalent				→ P _F
		A	B	C	D	
Group 1	m ₄ , m ₆ , m ₁₂ , m ₁₄	X	1	X	0	} → P _F
	m ₄ , m ₁₂ , m ₆ , m ₁₄	X	1	X	0	

Table 8

Now we have to consider remaining terms from Table 7 and final term from Table 8 and make cover table or prime implicant table.

Step V : Cover table

Prime Implicants	Minterms										
	m ₁	m ₃	m ₄	m ₅	m ₆	m ₈	m ₁₂	m ₁₄	m ₁₅		
P _A = 0 0 X 1	X	X									
P _B = 0 X 0 1	X		X								
P _C = 0 1 0 X			X	X							
P _D = 1 X 0 0						X	X				
P _E = 1 1 1 X								X	X		
P _F = X 1 X 0			X	X	X	X	X	X	X		
			✓		✓		✓		✓		✓

Table 9

P_F is the essential implicant. If we cover P_F, it will cover minterm 4, 6, 12, 14. Now remaining terms are P_A, P_B, P_C, P_D and P_E. These cover minterms 1, 3, 5, 4, 8, 12, 14, 15. But as minterms 4, 12 and 14 are already covered by P_F, consider only minterms 1, 3, 5, 8 and 15.

So reduced cover table

Prime Implicants	Minterms				
	m ₁	m ₃	m ₅	m ₈	m ₁₅
P _A = 0 0 X 1	X	X			
P _B = 0 X 0 1	X		X		
P _C = 0 1 0 X			X	X	
P _D = 1 X 0 0			X		X
P _E = 1 1 1 X			X		X

Table 10

Observing Table 10, we can conclude that if prime implicants, P_A, P_B, P_D and P_E are selected, it will cover minterms 1, 3, 5, 8 and 15. Therefore we need not consider P_C.

∴ Final reduction,

$$F(P_A, P_B, P_D, P_E) = (00X1, 0X01, 1X00, 11X, X1Y0)$$

$$F = \bar{A}\bar{B}D + \bar{A}\bar{C}D + A\bar{C}\bar{D} + ABC + \bar{B}\bar{D}$$

∴ ...Ans.

7. Simplify the following expression using K-map and realize using any two input gates :

$$f(A, B, C, D) = \sum m(4, 5, 8, 9, 11, 12, 13, 15)$$

(May 97, 6 Marks)

Ans.: Refer Section 4.6.3, Ex. 13.

8. Draw K-map for the following function and simplify :

(May 97, 6 Marks)

$$F = AB + \bar{A}\bar{B}C + \bar{A}\bar{B}C$$

Ans.: Refer Section 4.8, Ex. 24 (iv).

9. Minimize the following expression using Quine McCluskey tabular method :

$$f(A, B, C, D) = \sum m(1, 4, 6, 7, 9, 12, 13, 14, 15)$$

(May 97, 10 Marks)

Ans. :

Step I : List all the minterms.

Minterms	Binary equivalent			
	A	B	C	D
m ₁	0	0	0	1
m ₄	0	1	0	0
m ₆	0	1	1	0
m ₇	0	1	1	1
m ₉	1	0	0	1
m ₁₂	1	1	0	0
m ₁₃	1	1	0	1
m ₁₄	1	1	1	0
m ₁₅	1	1	1	1

Table 11

Finally reducing this Table 14, we get

Group	Minterms	A	B	C	D
1	m ₄ , m ₆ , m ₁₂ , m ₁₄ , m ₁₂ , m ₆ , m ₁₄	X	1	X	0
2	m ₆ , m ₇ , m ₁₄ , m ₁₅ , m ₆ , m ₁₄ , m ₇ , m ₁₅	X	1	1	X
3	m ₁₂ , m ₁₃ , m ₁₄ , m ₁₅ , m ₁₂ , m ₁₄ , m ₁₃ , m ₁₅	1	1	X	X

Table 15

Now we have to consider remaining terms from Table 13 and final terms from Table 15 and make cover table.
Step V: Cover table

Prime Implicants	m ₁	m ₄	m ₆	m ₇	m ₉	m ₁₂	m ₁₃	m ₁₄	m ₁₅
P _A = X 0 0 1	X				X				
P _B = 1 X 0 1		X			X			X	
P _C = X 1 X 0		X	X			X			X
P _D = X 1 1 X		X	X	X			X	X	X
P _E = 1 1 X X				X	X		X	X	X

Table 16

P_C, P_D and P_E are essential implicants. If we cover P_C, P_D and P_E; these terms will cover minterms 4, 6, 7, 12, 13, 14, 15. Now only remaining terms are P_A and P_B. These cover minterms 1, 9 and 13. But minterm 13 is already covered by P_E. Therefore consider only minterms 1 and 9.
So reduced cover table.

Prime Implicants	m ₁	m ₉
P _A = X 0 0 1	X	X
P _B = 1 X 0 1	X	X

Table 17

Observing Table 17, we can conclude that if prime implicant P_A is selected, it will cover minterms 1 and 9. Therefore we need not consider P_B.

Final reduction
 $F(P_A, P_C, P_D, P_E) = (X001, X1X0, X11X, 11XX)$

$F(A, B, C, D) = \overline{B}CD + BD + BC + AB$

10. Simplify the following expression using K-map and realise using minimum number of 2-input gates.
 $f(A, B, C, D) = \sum m(2, 3, 4, 6, 7, 9, 10, 13, 15)$

...Ans.
(Dec. 97, 6 Marks)

Step II: From Table 11 arrange minterms with respect to 1.

Group	Minterms	Binary equivalent			
		A	B	C	D
Group 1	m ₁ m ₄	0 0	0 1	0 0	1 0
Group 2	m ₆ m ₉ m ₁₂	0 1 1	1 0 1	0 0 0	0 1 0
Group 3	m ₇ m ₁₃ m ₁₄	0 1 1	1 1 1	1 0 1	1 1 0
Group 4	m ₁₅	1	1	1	1

Table 12

Step III: Using Table 12 prepare first reduction table.

Group	Minterms	Binary equivalent				→ P _A
		A	B	C	D	
Group 1	m ₁ , m ₉ m ₆ , m ₁₂	X X	0 1	0 0	0 0	✓ ✓
Group 2	m ₆ , m ₇ m ₉ , m ₁₃ m ₁₂ , m ₁₃ m ₁₂ , m ₁₄	0 X 1 1	1 1 X 1	0 0 0 X	0 1 X 0	✓ ✓ ✓ ✓
Group 3	m ₇ , m ₁₅ m ₁₃ , m ₁₅ m ₁₄ , m ₁₅	X 1 1	1 1 1	1 X 1	1 1 X	✓ ✓ ✓


Table 13

Step IV: Using Table 13 list second reduction

Group	Minterms	Binary equivalent			
		A	B	C	D
Group 1	m ₄ , m ₆ , m ₁₂ , m ₁₄ m ₄ , m ₁₂ , m ₆ , m ₁₄	X X	1 1	X X	0 0
Group 2	m ₆ , m ₇ , m ₁₄ , m ₁₅ m ₆ , m ₁₄ , m ₇ , m ₁₅ m ₁₂ , m ₁₃ , m ₁₄ , m ₁₅ m ₁₂ , m ₁₄ , m ₁₃ , m ₁₅	X X 1 1	1 1 1 1	1 1 X X	X X X X

Table 14

Ans. : As highest static = 15, therefore K-map required will be of 4 variables (A, B, C, D).
 Step 1 : Now first draw basic skeleton of K-map.
 Step 2 : Presently box is empty. Write down 1 in the box whose number is specified in the example
 1, 3, 4, 6, 7, 9, 10, 13, 15.
 Remaining boxes of K-map should be filled up with zeros.



After making different groups of ones write down output equation.

$$Y = \bar{A}\bar{C} + \bar{A}C\bar{D} + \bar{A}BD + ABD + \bar{B}C\bar{D}$$

$$(1) \quad (2) \quad (3) \quad (4) \quad (5)$$

$$= \bar{A}C + \bar{A}C\bar{D} + B(\bar{A}B + AB) + \bar{B}C\bar{D}$$

$$= C(\bar{A} + \bar{B}\bar{D}) + \bar{A}C\bar{D} + B(\bar{A}B + AB)$$

Implementing above using Equation (2)




Fig. Q. 4.10 (a)

NOT gate is equal to single input NAND gate




Fig. Q. 4.10 (b)






Fig. Q. 4.10 (c)

(Dec. 97, 6 Marks)

11. Obtain the K-map for the following function :


$$f(A, B, C, D) = \bar{A}B + BC + \bar{C}D$$

Ans. : Observing the expression we conclude that it has 4 variables. Draw basic skeleton for 4 variable K-map.



Now put 1 in the shaded blocks for every term in the equation and rest of the blocks are filled by zeros.

∴ K-map for the function will be



12. Minimise the following expression using Quine McCluskey tabular method:

$$f(A, B, C, D) = \sum m(1, 3, 7, 9, 10, 11, 13, 15)$$

(Dec. 97, 10 Marks)

Ans. :

Step I : List all the minterms.

Minterms	Binary equivalent			
	A	B	C	D
m ₁	0	0	0	1
m ₃	0	0	1	1
m ₇	0	1	1	1
m ₉	1	0	0	1
m ₁₀	1	0	1	0
m ₁₁	1	0	1	1
m ₁₃	1	1	0	1
m ₁₅	1	1	1	1

Table 18

Step II : From Table 18 arrange minterms with respect to 1.

Group	Minterms	Binary equivalent			
		A	B	C	D
Group 1	m ₁	0	0	0	1
Group 2	m ₃	0	0	1	1
	m ₉	1	0	0	1
	m ₁₀	1	0	1	0
Group 3	m ₇	0	1	1	1
	m ₁₁	1	0	1	1
	m ₁₃	1	1	0	1
Group 4	m ₁₅	1	1	1	1

Table 19

Step III : Using Table 19 prepare first reduction table.

Group	Minterms	Binary equivalent			
		A	B	C	D
Group 1	m ₁ , m ₃ m ₁ , m ₉	0	0	X	1
Group 2	m ₃ , m ₇	0	X	0	1
	m ₃ , m ₁₁	X	0	1	1
	m ₉ , m ₁₁	1	0	X	1
	m ₉ , m ₁₃	1	X	0	1
	m ₁₀ , m ₁₁	1	0	1	X
Group 3	m ₇ , m ₁₅ m ₁₁ , m ₁₅	X	1	1	1
m ₁₃ , m ₁₅	1	X	1	1	
m ₁₃ , m ₁₅	1	1	1	X	

Table 20

Ans.: The max-terms are,

$$f(A, B, C, D) = \sum m(1, 4, 8, 10, 11, 12, 15, 17, 20, 24, 26, 27, 28, 31)$$

Step I : List all the minterms

Minterms	Binary equivalent			
	A	B	C	D
m ₁	0	0	0	1
m ₄	0	0	1	0
m ₈	0	1	0	0
m ₁₀	0	1	0	1
m ₁₁	0	1	1	1
m ₁₂	0	1	1	0
m ₁₅	0	1	1	1
m ₁₇	1	0	0	1
m ₂₀	1	0	1	0
m ₂₁	1	0	1	1
m ₂₆	1	1	0	1
m ₂₇	1	1	0	1
m ₂₈	1	1	1	0
m ₃₁	1	1	1	1

Table 24

Step II : From Table 24 arrange minterms with respect to I.

Group	Minterms	Binary equivalent			
		A	B	C	D
Group 1	m ₁	0	0	0	1
	m ₄	0	0	1	0
	m ₈	0	1	0	0
Group 2	m ₁₀	0	1	0	1
	m ₁₂	0	1	1	0
	m ₁₇	1	0	0	1
	m ₂₀	1	0	1	0
Group 3	m ₂₄	1	1	0	0
	m ₁₁	0	1	0	1
	m ₂₆	1	1	0	1
Group 4	m ₂₈	1	1	1	0
	m ₁₅	0	1	1	1
Group 5	m ₂₇	1	1	0	1
	m ₃₁	1	1	1	1

Table 25

Step IV : Using Table 20 list second reduction table

Group	Minterms	Binary equivalent			
		A	B	C	D
1	m ₁ , m ₃ , m ₉ , m ₁₁	X	0	X	1
	m ₁ , m ₉ , m ₃ , m ₁₁	X	0	X	1
2	m ₃ , m ₇ , m ₁₁ , m ₁₅	X	X	1	1
	m ₃ , m ₁₁ , m ₇ , m ₁₅	X	X	1	1
	m ₉ , m ₁₁ , m ₁₃ , m ₁₅	1	X	X	1
	m ₉ , m ₁₃ , m ₁₁ , m ₁₅	1	X	X	1

Table 21

Step V : Now we have to consider Table 21 and prepare third reduction table

Minterms	Binary equivalent			
	A	B	C	D
m ₁ , m ₃ , m ₉ , m ₁₁ , m ₁ , m ₃ , m ₃ , m ₁₁	X	0	X	1
m ₃ , m ₇ , m ₁₁ , m ₁₅ , m ₃ , m ₁₁ , m ₇ , m ₁₅	X	X	1	1
m ₉ , m ₁₁ , m ₁₃ , m ₁₅ , m ₉ , m ₁₃ , m ₁₁ , m ₁₅	1	X	X	1

Table 22

Step VI : Now we have to consider remaining terms from Table 20 and final term from Table 22 and make cover table.

Prime Implicants	m ₁	m ₃	m ₇	m ₉	m ₁₀	m ₁₁	m ₁₃	m ₁₅
P _A = 1 0 1 X					X	X		
P _B = X 0 X 1 X	X	X	X	X				
P _C = X X 1 1	X	X	X					X
P _D = 1 X X 1				X		X	X	X

Table 23

All implicants are prime.

$$F(P_A, P_B, P_C, P_D) = (1 0 1 X 0 X 1 X X 1 1 X X 1)$$

$$F = \overline{A}BC + \overline{B}D + CD + AD$$

...Ans.

13. Minimise the following expression using Quine McCluskey tabular method.

(May 98, 10 Marks)

$$f(A, B, C, D) = \pi m(0, 2, 3, 5, 6, 7, 9, 13, 14, 16, 18, 19, 21, 22, 23, 25, 29, 30)$$

Step III : Using Table 25 prepare first reduction table.

Group	Minterms	Binary equivalent				→ P _A
		A	B	C	D	
Group 1	m ₁ , m ₁₇	X	0	0	0	1
	m ₄ , m ₁₂	0	X	1	0	0
	m ₄ , m ₂₀	X	0	1	0	0
	m ₈ , m ₁₀	0	1	0	X	0
Group 2	m ₈ , m ₁₂	0	1	X	0	0
	m ₈ , m ₂₄	X	1	0	0	0
	m ₁₀ , m ₁₁	0	1	0	1	X
	m ₁₀ , m ₂₆	X	1	0	1	0
Group 3	m ₂ , m ₂₈	X	1	1	0	0
	m ₂₀ , m ₂₈	1	X	1	0	0
	m ₂₄ , m ₂₆	1	1	0	X	0
	m ₂₄ , m ₂₈	1	1	X	0	0
Group 4	m ₁₁ , m ₁₅	0	1	X	1	1
	m ₁₁ , m ₂₇	X	1	0	1	1
	m ₂₆ , m ₂₇	1	1	0	1	X
	m ₁₅ , m ₃₁	X	1	1	1	1
Group 4	m ₂₇ , m ₃₁	1	1	X	1	1

Table 26

Step IV : From Table 26 prepare second reduction table :

Group	Minterms	Binary equivalent				→ P _B
		A	B	C	D	
1	m ₄ , m ₁₂ , m ₂₀ , m ₂₈	X	X	1	0	0
	m ₄ , m ₂₀ , m ₁₂ , m ₂₈	X	X	1	0	0
	m ₈ , m ₁₀ , m ₂₄ , m ₂₆	X	1	0	X	0
	m ₈ , m ₁₂ , m ₂₄ , m ₂₈	X	1	X	0	0
	m ₈ , m ₂₄ , m ₁₂ , m ₂₈	X	1	X	0	0
2	m ₁₀ , m ₁₁ , m ₂₆ , m ₂₇	X	1	0	1	X
	m ₁₀ , m ₂₆ , m ₁₁ , m ₂₇	X	1	0	1	X
3	m ₁₁ , m ₁₅ , m ₂₇ , m ₃₁	X	1	X	1	1
	m ₁₁ , m ₂₇ , m ₁₅ , m ₃₁	X	1	X	1	1

Table 27

Step V : From Table 27 prepare final reduction table.

Minterms	Binary equivalent				
	A	B	C	D	E
m ₄ , m ₁₂ , m ₂₀ , m ₂₈ , m ₄ , m ₂₀ , m ₁₂ , m ₂₈	X	X	1	0	0
m ₈ , m ₁₂ , m ₂₄ , m ₂₈ , m ₈ , m ₂₄ , m ₁₂ , m ₂₈	X	1	X	0	0
m ₁₀ , m ₁₁ , m ₂₆ , m ₂₇ , m ₁₀ , m ₂₆ , m ₁₁ , m ₂₇	X	1	0	1	X
m ₁₁ , m ₂₇ , m ₁₅ , m ₃₁ , m ₁₁ , m ₂₇ , m ₁₅ , m ₃₁	X	1	X	1	1

Table 28

Step VI : Now we have to consider some terms from Table 26, Table 27 and Table 28 and make cover table.

Prime Implicants	Minterms													
	m ₁	m ₄	m ₈	m ₁₀	m ₁₁	m ₁₂	m ₁₅	m ₁₇	m ₂₀	m ₂₄	m ₂₆	m ₂₇	m ₂₈	m ₃₁
P _A = X 0 0 0 1 X	X						X							
P _B = X 1 0 X 0		X	X						X				X	
P _C = X X 1 0 0	X					X				X				X
P _D = X 1 X 0 0		X				X					X			X
P _E = X 1 0 1 X					X	X						X	X	
P _F = X 1 X 1 1					X	X			X					X

Table 29

Step VII : We conclude that if prime implicants P_A, P_C, P_D, P_E and P_F are selected. It will cover all the minterms. Therefore we need not consider P_B.

Final reduction
 $F(P_A, P_C, P_D, P_E, P_F) = (X0001, XX100, X1X00, X101X, X1X11)$
 $\therefore F(A, B, C, D, E) = BCDE + CDE + BDE + BCD + BDE$...Ans.

14. Consider following boolean expression :

$$Y = E_3 \bar{E}_1 + \bar{E}_3 \bar{E}_0 + E_2 \bar{E}_1 \bar{E}_0$$

(i) Show K-map for this function.

(ii) Reduce it by using K-map.

Ans. : (i) Observing the expression we conclude that it has 4 variables.
 Draw basic skeleton of 4 variable K-map.

(May 98, 3 Marks)

	E_1E_0	$E_1\bar{E}_0$	E_1E_0	$E_1\bar{E}_0$
E_3E_2	00	01	11	10
E_3E_2	00	0	1	3
E_3E_2	01	4	5	7
E_3E_2	11	12	13	15
E_3E_2	10	8	9	11

	E_3E_0	E_1E_0	E_1E_0	$E_1\bar{E}_0$
E_3E_2	00	01	11	10
E_3E_2	00	0	1	3
E_3E_2	01	4	5	7
E_3E_2	11	12	13	15
E_3E_2	10	8	9	11

	E_1E_0	$E_1\bar{E}_0$	E_1E_0	$E_1\bar{E}_0$
E_3E_2	00	01	11	10
E_3E_2	00	0	1	3
E_3E_2	01	4	5	7
E_3E_2	11	12	13	15
E_3E_2	10	8	9	11

(ii) The K-map for the equation is as shown below :

	E_1E_0	$E_1\bar{E}_0$	E_1E_0	$E_1\bar{E}_0$
E_3E_2	00	01	11	10
E_3E_2	00	1	0	1
E_3E_2	01	1	1	0
E_3E_2	11	1	0	0
E_3E_2	10	1	1	0

$$Y = \bar{E}_0\bar{E}_3 + \bar{E}_1E_3 + E_2\bar{E}_1$$

...Ans.

15. Draw Veitch diagram for the following function :

$$f(A_3, A_2, A_1, A_0) = \sum m(0, 1, 2, 8, 9, 10, 13, 15)$$

(May 98, 5 Marks)

Ans. : Veitch Diagram is also known as K-map . Draw basic skeleton of K-map . Write 1 for the given known minterms and write zero for remaining terms.

	CD	$\bar{C}\bar{D}$	$\bar{C}D$	CD
AB	00	01	11	10
AB	00	1	0	2
AB	01	0	0	0
AB	11	0	1	0
AB	10	1	0	0

$$Y = \bar{B}\bar{D} + ABD + \bar{B}C$$

...Ans.

16. (a) Make a K-map for the function

$$Y = \bar{A}\bar{B} + \bar{A}\bar{C} + C + AD + \bar{A}BC + ABC$$

(May 98, 2 Marks)

	CD	$\bar{C}\bar{D}$	$\bar{C}D$	CD
AB	00	01	11	10
AB	00	0	0	1
AB	01	0	0	1
AB	11	1	1	1
AB	10	1	1	1

(b) Express Y in standard SOP form.

(May 98, 3 Marks)

$$Y = \bar{A}\bar{B} + \bar{A}\bar{C} + C + AD + \bar{A}BC + ABC$$

$$= \bar{A}\bar{B}(\bar{C} + \bar{C}) + \bar{A}\bar{C}(D + \bar{D}) + C(A + \bar{A})(B + \bar{B})(D + \bar{D}) + AD(B + \bar{B})(D + \bar{D}) + \bar{A}BC(D + \bar{D}) + ABC(D + \bar{D})$$

$$\begin{aligned}
 &= \overline{A}BCD + \overline{A}BC\overline{D} + \overline{A}B\overline{C}D + \overline{A}B\overline{C}\overline{D} + \overline{A}C\overline{B}D + \overline{A}C\overline{B}\overline{D} + \overline{A}C\overline{B}D + \overline{A}C\overline{B}\overline{D} \\
 &+ \overline{A}C\overline{B}D + (\overline{A}C + \overline{A}C)(B + \overline{B})(D + \overline{D}) + \overline{A}BCD + \overline{A}BC\overline{D} + \overline{A}BCD + \overline{A}BC\overline{D} \\
 &+ \overline{A}BCD + \overline{A}BC\overline{D} + \overline{A}BCD + \overline{A}BC\overline{D} \\
 &= \overline{A}BCD + \overline{A}BC\overline{D} + \overline{A}B\overline{C}D + \overline{A}B\overline{C}\overline{D} + \overline{A}C\overline{B}D + \overline{A}C\overline{B}\overline{D} + \overline{A}C\overline{B}D + \overline{A}C\overline{B}\overline{D} \\
 &+ \overline{A}BCD + \overline{A}BC\overline{D} + \overline{A}B\overline{C}D + \overline{A}B\overline{C}\overline{D} + \overline{A}B\overline{C}D + \overline{A}B\overline{C}\overline{D} + \overline{A}B\overline{C}D + \overline{A}B\overline{C}\overline{D} \\
 &+ \overline{A}BCD + \overline{A}BC\overline{D} + \overline{A}B\overline{C}D + \overline{A}B\overline{C}\overline{D} + \overline{A}B\overline{C}D + \overline{A}B\overline{C}\overline{D} + \overline{A}B\overline{C}D + \overline{A}B\overline{C}\overline{D} \\
 &+ \overline{A}BCD + \overline{A}BC\overline{D} + \overline{A}B\overline{C}D + \overline{A}B\overline{C}\overline{D} + \overline{A}B\overline{C}D + \overline{A}B\overline{C}\overline{D} + \overline{A}B\overline{C}D + \overline{A}B\overline{C}\overline{D} \\
 &+ \overline{A}BCD + \overline{A}BC\overline{D} + \overline{A}B\overline{C}D + \overline{A}B\overline{C}\overline{D}
 \end{aligned}$$

...Ans.

(c) Minimise it and realise the minimized expression using NAND gate only. (May 98, 4 marks)

Ans.:

$$\begin{aligned}
 Y &= \overline{A}B + \overline{A}C + C + AD + \overline{A}BC + ABC \\
 &= \overline{A}B + \overline{A}C + C + AD + \overline{A}BC + ABC \\
 \text{As } A + \overline{A} &= 1 \\
 &= \overline{A}B + \overline{A}C + \overline{C} + C + AD + AC \\
 &= \overline{A}B + A(C + \overline{C}) + C + AD \\
 &= \overline{A}B + A + C + AD \\
 &= A(\overline{B} + 1) + C + AD \\
 &= A + C + AD \quad (\because 1 + \overline{B} = 1) \\
 &= A(1 + D) + C \\
 &= A + C \\
 &= \overline{\overline{A + C}} \\
 &= \overline{\overline{A} \cdot \overline{C}}
 \end{aligned}$$

As $\overline{\overline{A}} = A$ and using Demorgan theorem

$$\overline{\overline{A + C}} = \overline{\overline{A} \cdot \overline{C}}$$

$$Y = \overline{\overline{A} \cdot \overline{C}}$$

Implement this using NAND gate




Fig. Q.4.16

...Ans.

(d) Express Y in standard SOP form. (May 98, 3 Marks)

Ans.: The minimized expression from last answer is,

$$Y = \overline{A} \cdot \overline{C}$$

∴ In POS form, $Y = \overline{A} \cdot \overline{C} = (\overline{B} + \overline{B})(D + \overline{D})$
Simplify this, we get,

$$Y = (\overline{A} + \overline{B} + C + D)(\overline{A} + \overline{B} + C + \overline{D})(\overline{A} + \overline{B} + C + D)(\overline{A} + \overline{B} + C + \overline{D})$$

...Ans.

(e) Minimise it and implement it using NOR gates only. (May 98, 4 Marks)

Ans.:

$$\begin{aligned}
 Y &= (\overline{A} + \overline{B} + C + D)(\overline{A} + \overline{B} + C + \overline{D})(\overline{A} + \overline{B} + C + D)(\overline{A} + \overline{B} + C + \overline{D}) \\
 &= (\overline{A} + \overline{B} + C)(D + \overline{D})(\overline{A} + \overline{B} + C)(D + \overline{D}) \quad \text{(As } A + \overline{A} = 1) \\
 Y &= (\overline{A} + \overline{B} + C)(\overline{A} + \overline{B} + C) \\
 &= (\overline{A} + C)(\overline{B} + \overline{B}) \\
 Y &= \overline{A} + C
 \end{aligned}$$

Now using Boolean law

$$\overline{\overline{\overline{A} + C}} = \overline{\overline{A + C}}$$

$$Y = \overline{\overline{A + C}}$$

...Ans.

17. Simplify the Veitch diagram and obtain reduced SOP form expression.

$$f(A_3, A_2, A_1, A_0) = \sum m(0, 2, 3, 7, 9, 10, 11)$$

(i) Find reduced expression using Boolean Algebra.

Ans.: According to minterms write expression for each term.

$$\begin{aligned}
 Y &= \overline{A_3}\overline{A_2}\overline{A_1}\overline{A_0} + \overline{A_3}\overline{A_2}A_1\overline{A_0} + \overline{A_3}\overline{A_2}A_1A_0 + \overline{A_3}A_2A_1A_0 \\
 &+ \overline{A_3}A_2\overline{A_1}A_0 + \overline{A_3}A_2A_1\overline{A_0} + \overline{A_3}A_2A_1A_0 + A_3\overline{A_2}A_1A_0 \\
 \text{As } A + \overline{A} &= 1
 \end{aligned}$$

So adding some terms to the equation we get

$$\begin{aligned}
 Y &= \overline{A_3}\overline{A_2}\overline{A_1}\overline{A_0} + \overline{A_3}\overline{A_2}A_1\overline{A_0} + \overline{A_3}\overline{A_2}A_1A_0 + \overline{A_3}A_2A_1A_0 + \overline{A_3}A_2A_1A_0 \\
 &+ A_3\overline{A_2}A_1A_0 + A_3\overline{A_2}A_1\overline{A_0} + A_3\overline{A_2}A_1A_0 + A_3\overline{A_2}A_1A_0 \\
 &= \overline{A_3}\overline{A_2}\overline{A_1}(\overline{A_0} + A_1) + \overline{A_3}\overline{A_2}A_1(\overline{A_0} + A_0) + A_3\overline{A_2}A_1(\overline{A_0} + A_1) \\
 &+ A_3\overline{A_2}A_1(\overline{A_0} + A_0)
 \end{aligned}$$


$$\begin{aligned}
 &= \bar{A}_3 \bar{A}_2 \bar{A}_0 + \bar{A}_3 \bar{A}_2 A_1 A_0 + \bar{A}_3 \bar{A}_2 A_1 \bar{A}_0 + \bar{A}_3 \bar{A}_2 A_1 A_1 \bar{A}_0 + \bar{A}_3 \bar{A}_2 A_1 A_1 A_0 + \bar{A}_3 \bar{A}_2 A_1 A_1 A_1 \\
 &\equiv \bar{A}_3 \bar{A}_2 \bar{A}_0 + \bar{A}_3 \bar{A}_2 A_1 A_0 + \bar{A}_3 \bar{A}_2 A_1 (\bar{A}_1 + A_1) + \bar{A}_3 \bar{A}_2 A_1 A_0 \\
 &= \bar{A}_3 \bar{A}_2 \bar{A}_0 + \bar{A}_3 \bar{A}_2 A_1 A_0 + \bar{A}_3 \bar{A}_2 A_1 + \bar{A}_3 \bar{A}_2 A_1 A_0 \\
 &Y = \bar{A}_3 \bar{A}_2 \bar{A}_0 + \bar{A}_3 \bar{A}_2 A_1 A_0 + \bar{A}_3 \bar{A}_2 A_1 + \bar{A}_3 \bar{A}_2 A_1 A_0
 \end{aligned}$$

$$Y = \bar{A}_3 \bar{A}_2 \bar{A}_0 + \bar{A}_3 \bar{A}_2 A_1 A_0 + \bar{A}_3 \bar{A}_2 A_1 + \bar{A}_3 \bar{A}_2 A_1 A_0$$

(ii) Find reduced expression using K-map.

Ans. :

...Ans.
(Dec. 98, 4 Marks)



$$Y = \bar{A}_3 \bar{A}_2 \bar{A}_0 + \bar{A}_3 \bar{A}_2 A_1 A_0 + \bar{A}_3 \bar{A}_2 A_1 + \bar{A}_3 \bar{A}_2 A_1 A_0$$

...Ans.
(May 98, 10 Marks)

18. Minimise following expression using Quine McCluskey technique.

$$f(A_3, A_2, A_1, A_0) = \sum m(0, 1, 4, 6, 13, 15, 16, 17, 29, 31)$$

Ans. :

Step I : List all the minterms.

Minterms	A	B	C	D	E
m ₀	0	0	0	0	0
m ₁	0	0	0	0	1
m ₄	0	0	1	0	0
m ₆	0	0	1	1	0
m ₁₃	0	1	1	0	1
m ₁₅	0	1	1	1	1
m ₁₆	1	0	0	0	0
m ₁₇	1	0	0	0	1
m ₂₉	1	1	1	0	1
m ₃₁	1	1	1	1	1

Table 30

Step II : Arrange minterms according to number of 1's.

Group	Minterms	A	B	C	D	E
1	m ₀	0	0	0	0	0
	m ₁	0	0	0	0	1
2	m ₄	0	0	1	0	0
	m ₁₆	1	0	0	0	0
3	m ₆	0	0	1	1	0
	m ₁₇	1	0	0	0	1
4	m ₁₃	0	1	1	0	1
	m ₁₅	0	1	1	1	1
5	m ₂₉	1	1	1	0	1
	m ₃₁	1	1	1	1	1

Table 31

Step III : Using Table 31 prepare first reduction Table :

Group	Minterms	A	B	C	D	E
1	m ₀ , m ₁	0	0	0	0	X
	m ₄ , m ₁₆	0	0	X	0	0
	m ₆ , m ₁₇	X	0	0	0	0
2	m ₁₃ , m ₁₅	X	0	0	0	1
	m ₄ , m ₆	0	0	1	X	0
	m ₁₆ , m ₁₇	1	0	0	0	X
4	m ₁₃ , m ₁₅	0	1	1	X	1
	m ₁₃ , m ₂₉	X	1	1	0	1
5	m ₁₅ , m ₃₁	X	1	1	1	1
	m ₂₉ , m ₃₁	1	1	1	X	1

Table 32

Step IV : Using Table 32 prepare second reduction table.

Group	Minterms	A	B	C	D	E
1	m ₀ , m ₁ , m ₁₆ , m ₁₇	X	0	0	0	-X
	m ₄ , m ₁₆ , m ₁₇	X	0	0	0	X
4	m ₁₃ , m ₁₅ , m ₂₉ , m ₃₁	X	1	1	X	1
	m ₁₃ , m ₂₉ , m ₁₅ , m ₃₁	X	1	1	X	1

Table 33

Step V :

Minterms		A	B	C	D	E
$m_0, m_1, m_{16}, m_{17}, m_8, m_9, m_{24}, m_{25}$	$m_{10}, m_{11}, m_{18}, m_{19}, m_{26}, m_{27}$	X	0	0	0	X
$m_{13}, m_{15}, m_{28}, m_{29}, m_{30}, m_{31}$	$m_{12}, m_{14}, m_{20}, m_{21}, m_{22}, m_{23}$	X	1	1	X	1

Table 34

Step VI : Now we have to consider terms from Table 33 and some terms from fig. 18.5 and make covertable.

Prime Implicants	m_0	m_1	m_4	m_6	m_{13}	m_{15}	m_{16}	m_{17}	m_{19}	m_{31}
$P_A = 0 \ 0 \ 0 \ 0 \ 0$	X		X							
$P_B = 0 \ 0 \ 0 \ 1 \ X \ 0$			X	X						
$P_C = X \ 0 \ 0 \ 0 \ 0 \ X$	X	X					X	X		
$P_D = X \ 1 \ 1 \ X \ 1 \ 1$					X	X		X	X	X

Table 35

P_B, P_C and P_D are essential implicants. If we cover P_C and P_D , these terms will cover minterms 0, 1, 4, 6, 13, 15, 16, 17, 29, 31. By taking these three terms, P_A is covered.

∴ Final reduction


$$F(P_B, P_C, P_D) = \{001X0, X000X, X11X1\}$$

$$F(A, B, C, D, E) = \overline{A}B\overline{C}E + \overline{B}C\overline{D} + BCE$$

19. Draw a Veitch diagram for the following function and find the reduced expression.

$$f(A_3, A_2, A_1, A_0) = \pi M(2, 3, 7, 8, 10, 12, 14)$$

Ans :



As it is product of minterms, ∴ groups of zeros.

∴ Output equation is


$$Y = (A_0 + \overline{A}_3) (A_3 + A_2 + \overline{A}_1) (A_3 + \overline{A}_1 + \overline{A}_0) \quad \dots \text{Ans.}$$

20. Simplify the following expression using K-map and realise using any 2-input gates.

$$f(A, B, C, D) = \sum m(1, 2, 9, 10, 11, 14, 15)$$

(June 99, 6 Marks)

Ans :



∴ Output equation, $Y = AC + \overline{B}CD + \overline{B}CD$

$$= AC + B(\overline{C}D + CD)$$

$$Y = AC + B(C \oplus D)$$

∴ Ans.

Implementation of above equation using any 2 input gates.




Fig. Q. 4.20

∴ Ans.

21. Draw K-map for the following expression :

$$Y = ABC\overline{D} + \overline{B}C + \overline{B}D + ABC\overline{D} + \overline{B}C$$

(June 99, 6 Marks)

Ans: Refer Section 4.8, Ex. 24 (v).




Fig. Q.4.23 (a)

(d) Express Y in standard POS form.
 Ans.: The K-map for Y is,

ABC	B+C	B+C	B+C
A	0+0	0+1	1+0
AU	1	0	1
A-bar	1	1	1

Making groups of zeros we get,

$$Y = (A + \bar{C})$$

In standard POS form,

$$Y = (A + \bar{C} + BB)$$

$$Y = (A + B + \bar{C})(A + \bar{B} + \bar{C})$$

...Ans.

(c) Minimise it and realize it using only NOR gates (use K-map)

Ans.: From K-map, $Y = A + C$

AS

$$\bar{A} = A$$

$$Y = A + C$$

...Ans.

Implementation of above equation using NOR gates only,




Fig. Q.4.23 (b)

22. Minimize the following expression using Quine McCluskey tabular method :

$$f(A, B, C, D) = \sum m(1, 3, 5, 10, 11, 12, 13, 14, 15)$$

Ans.: Refer Section 4.9, Ex. 25.

23. (a) Make a K-map for the function

$$Y = \bar{A}\bar{B} + AC + \bar{C} + \bar{A}BC + ABC$$

Ans.:

A	BC	BC	BC	BC
A	00	01	11	10
A-bar	0	1	0	0
A	1	1	1	1

$$Y = \bar{C} + A = A + C$$

(b) Express Y in standard SOP form.

$$Y = \bar{A}\bar{B} + AC + \bar{C} + \bar{A}BC + ABC$$

$$= \bar{A}\bar{B}(C + \bar{C}) + AC(B + \bar{B}) + \bar{C}(A + \bar{A})(B + \bar{B}) + \bar{A}BC + ABC$$

$$= \bar{A}\bar{B}C + \bar{A}\bar{B}\bar{C} + ABC + \bar{A}BC + \bar{A}\bar{B}C + \bar{A}\bar{B}\bar{C} + \bar{A}\bar{B}C + \bar{A}\bar{B}\bar{C}$$

$$= \bar{A}\bar{B}C + \bar{A}\bar{B}\bar{C} + ABC + \bar{A}\bar{B}C + \bar{A}\bar{B}\bar{C} + \bar{A}\bar{B}C + \bar{A}\bar{B}\bar{C}$$

$$= \bar{A}\bar{B}(C + \bar{C}) + AB(C + \bar{C}) + \bar{A}\bar{C}(B + \bar{B})$$

$$AS (A + \bar{A} = 1)$$

$$Y = \bar{A}\bar{B} + AB + \bar{A}\bar{C}$$

But Y in standard SOP form is,

$$Y = \bar{A}\bar{B}C + \bar{A}\bar{B}\bar{C} + ABC + \bar{A}\bar{B}C + \bar{A}\bar{B}\bar{C} + \bar{A}\bar{B}C$$

(c) Minimise it and realize using only NAND gates. (Use K-map)

Ans.: From K-map

$$Y = A + C$$

$$Y = A + C$$

(Now using Demorgan theorem $A + B = \overline{\bar{A} \cdot \bar{B}}$)

$$Y = \bar{\bar{A} \cdot \bar{C}}$$

$$Y = \bar{\bar{A} \cdot \bar{C}}$$

Now implement above equation using NAND gates only.

...Ans.

...Ans.

(Dec. 99, 3 Marks)

(Dec. 99, 2 Marks)

...Ans.

(Dec. 99, 4 Marks)

(Dec. 99, 4 Marks)

24. Minimise the following function using Quine McClusky method : (Dec. 99, 10 Mar 99)
 $f(A, B, C, D, E) = \sum m(8, 9, 10, 11, 13, 15, 16, 18, 21, 24, 25, 26, 27, 30, 31)$

Ans.:

Step I : List all the minterms.

Minterms	A	B	C	D	E
m ₈	0	1	0	0	0
m ₉	0	1	0	0	1
m ₁₀	0	1	0	1	0
m ₁₁	0	1	0	1	1
m ₁₃	0	1	1	0	1
m ₁₅	0	1	1	1	1
m ₁₆	1	0	0	0	0
m ₁₈	1	0	0	1	0
m ₂₁	1	0	1	0	1
m ₂₄	1	1	0	0	0
m ₂₅	1	1	0	0	1
m ₂₆	1	1	0	1	0
m ₂₇	1	1	0	1	1
m ₃₀	1	1	1	1	0
m ₃₁	1	1	1	1	1

Table 36

Step II : Arrange all the minterms according to number of one's

Group	Minterms	A	B	C	D	E
1	m ₈	0	1	0	0	0
	m ₁₆	1	0	0	0	0
	m ₂₄	1	1	0	0	0
2	m ₉	0	1	0	0	1
	m ₁₀	0	1	0	1	0
	m ₁₈	1	0	0	1	0
3	m ₁₁	0	1	0	1	1
	m ₁₃	0	1	1	0	1
	m ₂₁	1	0	1	0	1
4	m ₂₅	1	1	0	0	1
	m ₂₆	1	1	0	1	0
	m ₃₀	1	1	1	1	0
5	m ₃₁	1	1	1	1	1

Table 37

Step III : Using Table 37 prepare first reduction table

Group	Minterms	A	B	C	D	E
1	m ₈ , m ₉	0	1	0	0	X
	m ₈ , m ₁₀	0	1	0	X	0
	m ₈ , m ₂₄	X	1	0	0	0
	m ₁₆ , m ₁₈	1	0	0	X	0
	m ₁₆ , m ₂₄	1	X	0	0	0
2	m ₉ , m ₁₁	0	1	0	X	1
	m ₉ , m ₁₃	0	1	X	0	1
	m ₉ , m ₂₅	X	1	0	0	1
	m ₁₀ , m ₁₁	0	1	0	1	X
	m ₁₀ , m ₂₆	X	1	0	1	0
	m ₁₈ , m ₂₆	1	X	0	1	0
3	m ₂₄ , m ₂₅	1	1	0	0	X
	m ₂₄ , m ₂₆	1	1	0	X	0
	m ₁₁ , m ₁₅	0	1	X	1	1
	m ₁₁ , m ₂₇	X	1	0	1	1
4	m ₁₃ , m ₁₅	0	1	1	X	1
	m ₂₅ , m ₂₇	1	1	0	X	1
	m ₂₆ , m ₂₇	1	1	0	1	X
	m ₂₆ , m ₃₀	1	1	X	1	0
	m ₁₅ , m ₃₁	X	1	1	1	1
5	m ₂₇ , m ₃₁	1	1	X	1	1
	m ₃₀ , m ₃₁	1	1	1	1	X

Table 38

Step IV : From Table 38 prepare second reduction table.

Group	Minterms	A	B	C	D	E	
1	m_8, m_9, m_{10}, m_{11}	0	1	0	X	X	$\rightarrow P_D$
	m_8, m_9, m_{24}, m_{25}	X	1	0	0	X	\checkmark
	m_8, m_{10}, m_9, m_{11}	0	1	0	X	X	\checkmark
	m_8, m_{10}, m_9, m_{11}	0	1	0	X	X	\checkmark
	$m_8, m_{10}, m_{24}, m_{26}$	X	1	0	X	0	\checkmark
	m_8, m_{24}, m_9, m_{25}	X	1	0	0	X	\checkmark
	$m_8, m_{24}, m_{10}, m_{26}$	X	1	0	X	0	\checkmark
	$m_{16}, m_{18}, m_{24}, m_{26}$	1	X	0	X	0	\checkmark
	$m_{16}, m_{24}, m_{18}, m_{26}$	1	X	0	X	0	\checkmark
	$m_9, m_{11}, m_{13}, m_{15}$	0	1	X	X	1	\checkmark
$m_9, m_{11}, m_{25}, m_{27}$	X	1	0	X	1	\checkmark	
2	$m_9, m_{13}, m_{11}, m_{15}$	0	1	X	X	1	\checkmark
	$m_9, m_{25}, m_{11}, m_{27}$	X	1	0	X	1	\checkmark
	$m_{10}, m_{11}, m_{26}, m_{27}$	X	1	0	1	X	\checkmark
	$m_{10}, m_{26}, m_{11}, m_{27}$	X	1	0	1	X	\checkmark
	$m_{24}, m_{25}, m_{26}, m_{27}$	1	1	0	X	X	\checkmark
	$m_{24}, m_{26}, m_{25}, m_{27}$	1	1	0	X	X	\checkmark
	$m_{11}, m_{15}, m_{27}, m_{31}$	X	1	X	1	1	\checkmark
	$m_{11}, m_{27}, m_{15}, m_{31}$	X	1	X	1	1	\checkmark
	$m_{26}, m_{27}, m_{30}, m_{31}$	1	1	X	1	X	\checkmark
	$m_{26}, m_{30}, m_{27}, m_{31}$	1	1	X	1	X	\checkmark

Table 39

Step V : From Table 39, prepare third reduction table:

Minterms	A	B	C	D	E	
$m_8, m_9, m_{10}, m_{11}, m_8, m_{10}, m_9, m_{11}, m_8, m_{10}, m_9, m_{11}$	0	1	0	X	X	$\rightarrow P_A$
$m_8, m_9, m_{24}, m_{25}, m_8, m_{24}, m_9, m_{25}$	X	1	0	0	X	$\rightarrow P_B$
$m_8, m_{10}, m_{24}, m_{26}, m_8, m_{24}, m_{10}, m_{26}$	X	1	0	X	0	$\rightarrow P_C$
$m_{16}, m_{18}, m_{24}, m_{26}, m_{16}, m_{18}, m_{24}, m_{26}$	1	X	0	X	0	$\rightarrow P_D$
$m_9, m_{11}, m_{13}, m_{15}, m_9, m_{13}, m_{11}, m_{15}$	0	1	X	X	1	$\rightarrow P_E$
$m_9, m_{11}, m_{25}, m_{27}, m_9, m_{25}, m_{11}, m_{27}$	X	1	0	X	1	$\rightarrow P_F$
$m_{10}, m_{11}, m_{26}, m_{27}, m_{10}, m_{26}, m_{11}, m_{27}$	X	1	0	X	1	$\rightarrow P_G$
$m_{24}, m_{25}, m_{26}, m_{27}, m_{24}, m_{26}, m_{25}, m_{27}$	1	1	0	X	X	$\rightarrow P_H$
$m_{11}, m_{15}, m_{27}, m_{31}, m_{11}, m_{27}, m_{15}, m_{31}$	X	1	X	1	1	$\rightarrow P_I$
$m_{26}, m_{27}, m_{30}, m_{31}, m_{26}, m_{30}, m_{27}, m_{31}$	1	1	X	1	X	$\rightarrow P_J$

Table 40

Prime Implicant table.

Prime Implicants	m_8	m_9	m_{10}	m_{11}	m_{13}	m_{15}	m_{16}	m_{18}	m_{21}	m_{24}	m_{25}	m_{26}	m_{27}	m_{30}	m_{31}
$P_A = 010XX$	X	X	X	X											
$P_B = X100X$	X	X								X	X				
$P_C = X10X0$	X	X								X		X			
$P_D = 1X0X0$							X	X							
$P_E = 01XX1$		X		X	X										
$P_F = X10X1$		X		X											
$P_G = X101X$		X		X								X	X		
$P_H = 110XX$										X	X	X	X		
$P_I = XIX11$				X										X	X
$P_J = 11X1X$														X	X

8, 9, 10, 11, 24 and 25 these terms are covered by P_A , 16, 18 are covered by prime implicant P_D , 13 and 15 are covered by P_E , 26, 27, 30 and 31 are covered by P_J . Minterm 21 is not covered so we will write it separately.

∴ Final reduction

$$F(P_A, P_D, P_E, P_J, P_{21}) = \{010XX, 1X0X0, 01XX1, 11X1X, 10101\}$$

$$f(A, B, C, D, E) = \bar{A}\bar{B}\bar{C} + A\bar{C}\bar{E} + \bar{A}B\bar{C} + ABE + ABD + \bar{A}B\bar{C}\bar{D}E$$

....Ans.



Circuit diagram is as shown in Fig. 6.4.




Fig. 6.4

Normally we deal with multibit operand (4 bit, 8 bit, 16 bit and so on), we can design multibit adder as basic building block as shown in Fig. 6.5.




Fig. 6.5

X_{n-1} to X_0 = Operand 1
 Y_{n-1} to Y_0 = Operand 2
 Z_{n-1} to Z_0 = Final output

As shown carry out of previous stage is connected or propagated to carry in of next stage, it is also called ripple carry propagation. When we apply operands, adder circuit will take some time to perform addition because carry should be propagated to next stage. If the number of blocks are more, propagation of carry will be slower and more time will be consumed to perform addition job. But if number of blocks are less time required will be less.

At this stage I would like to say that we concentrate on improving performance of adder circuit, i.e. we should design fast adders. Here you may ask, why you concentrate on simple addition to be done very fast? The answer is any mathematical equation can be written in terms of addition, therefore basic operation is addition. For example:

$A - B$ can be written as $A + (-B)$

Arithmetic Circ
 $A \times B$ is nothing but adding A , B times. Thus adder is the basic building block therefore we concentrate on it.

6.2.3 Fast Adders or Carry Look ahead Generator : (May 96, Dec. 96, Dec. 97)

Now we are going to design fast adder which employs Carry look ahead technique. In Fig. 6.4 we have designed full adder circuit. Full adder can also be built using two half adders. Fig. 6.6 shows block schematic representation.




Fig. 6.6

Fig. 6.6 full adder using two half adders. Fig. 6.6 shows full adder circuit.




Fig. 6.7

where,

$S_i = A_i + B_i + C_i$

$C_{i+1} = (A_i \oplus B_i) C_i + A_i B_i$

This can be written as,

$C_{i+1} = G_i + P_i C_i$

where,

$G_i = A_i B_i$

and $P_i = A_i \oplus B_i$

The expressions G_i and P_i are called the generate and propagate functions. The propagate function causes an output carry if there is an input carry and either A_i or B_i is at logic 1. The generate function produces an output carry when both x_i and y_i are at logic 1.

Now let's see how the circuit will look like. Take $i = 0$ from Equation (2).

∴ $C_1 = C_0 + P_0 C_0$ Here we are going to consider $C_0 = 0$
 ∴ $C_1 = G_0 = A_0 B_0$
 this gives us $S_0 = A_0 \oplus B_0$ (means simple half adder circuit).
 $i = 1$ ∴ $C_2 = G_1 + P_1 C_1$... (3)
 $i = 2$ ∴ $C_3 = G_2 + P_2 (G_1 + P_1 C_1)$... (4)
 $i = 3$ ∴ $C_4 = G_3 + P_3 (G_2 + P_2 (G_1 + P_1 C_1))$... (5)
 $i = 4$ ∴ $C_5 = G_4 + P_4 (G_3 + P_3 (G_2 + P_2 (G_1 + P_1 C_1)))$... (6)

Now, draw circuit for C_2, C_3 and C_4

As illustrated in Fig. 6.8 total delay is of 2 gates. Even though number of carry bit increases delay is going to remain that of 2 gates. This particular circuit is named as *Look ahead carry generator*. *Look ahead* means forecasting carry bit. As we have seen in previous adder circuit, carry was propagating and the delay in generating final carry is a function of number of adder stages.




Fig. 6.8

Before we implement full fast adder circuit, we will generate 2 to 3 expressions for S_i [Equation number 1].

$S_i = A_i \oplus B_i \oplus C_i$
 For $i = 0$ $S_0 = A_0 \oplus B_0 = P_0$
 $i = 1$ $S_1 = A_1 \oplus B_1 \oplus C_1 = P_1 \oplus C_1$

$i = 2$ $S_2 = A_2 \oplus B_2 \oplus C_2 = P_2 \oplus C_2$
 $i = 3$ $S_3 = A_3 \oplus B_3 \oplus C_3 = P_3 \oplus C_3$




Fig. 6.9

Ex. 1: Design 4 bit adder using 3 F. A. (full adder) and 1 (Half Adder).

Soln. : (1) From above statement we conclude that :

- (a) Numbers given to 4 bit adder will be $A_3 - A_0$ and $B_3 - B_0$.
- (b) Output will be 4 bit.
- (c) We have to cascade all the stage.




Fig. Ex. 6.1(a)

As shown in Fig. Ex. 6.1 (a) we have first block H.A. (half adder) and next three stages are full adder. r1.A. doesn't cater for carry, so if we want to 'Cascade' such 4 bit adders it will not be possible because

actually carry of 1st 4 bit stage should propagate to next stage 4 bit adder, bit as H. A. doesn't have that terminal the same is not implementable. Output is $S_0 - S_3$ (Sum) with final Carry.

Ex. 2: Design 4 bit adder using 4 full adders.
 Soth. : In previous problem we saw that cascade is not implementable because of non availability of carry in to H.A. therefore we replace H.A. by F.A., which caters for carry generated from previous stage.




Fig. Ex. 6.2(a)

As shown in Fig. Ex. 6.2(a) we have cascaded 4 full adder blocks. The 1st F.A. (right most) is inputs A_0, B_0 and C_0 i.e. 2 inputs of operand and carry of previous stage (if at all it is present). This circuit is going to perform:

$$\begin{array}{r}
 A_3 \quad A_2 \quad A_1 \quad A_0 \\
 B_3 \quad B_2 \quad B_1 \quad B_0 \\
 \hline
 C_3 \quad C_2 \quad C_1 \quad C_0 \\
 \hline
 C_4 \quad S_3 \quad S_2 \quad S_1 \quad S_0
 \end{array}$$

Final carry

Fig. Ex. 6.2(b) shows, 4 full adder circuit combined in one package, and named 4 bit full adder circuit.




Fig. Ex. 6.2

Input Operand 1 - $A_3 \quad A_2 \quad A_1 \quad A_0$
 Input Operand 2 - $B_3 \quad B_2 \quad B_1 \quad B_0$
 Carry in - C_0
 Carry out - C_4
 Sum output - $S_3 \quad S_2 \quad S_1 \quad S_0$
 This circuit is also called as *Binary Parallel Adder*

Pin Description :

Pin Names	Description
$A_0 - A_3$	A operand input (4 bits)
$B_0 - B_3$	B operand input (4 bits)
C_0	Carry input
C_4	Sum output (4 bits)
$S_0 - S_3$	Sum output (4 bits)

Table 1

Ex. 3 : Implement 8 bit adder using 4 bit full adder.
 Soth. :




Fig. Ex. 6.3(a)

For 4 bit adder 1


$$\begin{array}{r}
 A_3 \quad A_2 \quad A_1 \quad A_0 = X_3 \quad X_2 \quad X_1 \quad X_0 \\
 B_3 \quad B_2 \quad B_1 \quad B_0 = Y_3 \quad Y_2 \quad Y_1 \quad Y_0 \\
 S_3 \quad S_2 \quad S_1 \quad S_0 = Z_3 \quad Z_2 \quad Z_1 \quad Z_0 \\
 C_0 = 0 \text{ (Because this stage is the starting stage and assumes NO CARRY GENERATED FROM PREVIOUS STAGE.)}
 \end{array}$$

$C_4 \Rightarrow$ Carry from 3rd bit propagated or Passed on to next stage.

(2) For 4 bit adder 2

$$\begin{array}{r}
 A_3 \quad A_2 \quad A_1 \quad A_0 = X_7 \quad X_6 \quad X_5 \quad X_4 \\
 B_3 \quad B_2 \quad B_1 \quad B_0 = Y_7 \quad Y_6 \quad Y_5 \quad Y_4 \\
 S_3 \quad S_2 \quad S_1 \quad S_0 = Z_7 \quad Z_6 \quad Z_5 \quad Z_4 \\
 C_0 = \text{Connected to output } C_4 \text{ of 1st stage} \\
 C_4 \Rightarrow \text{final carry}
 \end{array}$$

Operation performed is:



Let's implement some circuits using 4 bit adder block.

Note: Here, in between carry i.e. C_1, C_2 and C_3 are not shown. But it will be taken into account.

3.3 BCD Adder:

4 bit adder block can be used to perform BCD addition. The rules for BCD addition are as follows:

Rules: (1) When answer is > 9 , add $(6)_{10} = (0110)_2$

(2) If a carry is generated, add $(6)_{10}$

The above steps are performed to get VALID BCD Number

Reference for the same is Chapter 2.


Let's refresh the concept

(6) $\rightarrow 0 \ 1 \ 1 \ 0$ ($A_3 \ A_2 \ A_1 \ A_0$) C_{in} is grounded

(5) $\rightarrow 0 \ 1 \ 0 \ 1$ ($B_3 \ B_2 \ B_1 \ B_0$) (for 4 bit adder)

\therefore Output $S_3 \ S_2 \ S_1 \ S_0 = 1 \ 0 \ 1 \ 1$ ($S_3 \ S_2 \ S_1 \ S_0$)

\therefore should add 6 into it.



Conclusion from above two examples:

- (1) We require digital circuit which senses that answer is > 9 i.e. invalid BCD. After sensing, it should add 6 to the answer.
- (2) We have to also check 'Carry' generated because when carry generates answer is normally valid BCD. Therefore, circuit designed in point 1 will not help us to add 6, therefore sense 'Carry' and add six.
- (3) To achieve correct BCD answer we require two level of adder circuit. First adder will add BCD inputs. Second will add 6 to the answer only and only if number is invalid BCD OR carry generated from FIRST STAGE.

So let's first design combinational logic circuit which will sense that number is greater than 9. The truth table is as shown in Table 6.3.

Decimal	Inputs				Output Y
	S_3	S_2	S_1	S_0	
0	0	0	0	0	0
1	0	0	0	1	0
2	0	0	1	0	0
3	0	0	1	1	0
4	0	1	0	0	0
5	0	1	0	1	0
6	0	1	1	0	0
7	0	1	1	1	0
8	1	0	0	0	0
9	1	0	0	1	0
10	1	0	1	0	1
11	1	0	1	1	1
12	1	1	0	0	1
13	1	1	0	1	1
14	1	1	1	0	1
15	1	1	1	1	1

Table 6.3

K-Map:




Fig. 6.10

$\therefore Y = S_3S_2 + S_3S_1$

6.4 Excess - 3 Adder :




Fig. 6.12

Basic for excess - 3 addition :

- (1) Convert given numbers in their XS-3 format. This is achieved by adding 3 to it.
- (2) Now add both the XS-3 numbers.
- (3) If carry generated → add 3 to the sum of two digits
else → subtract 3 from sum of two digits.
- (4) For subtraction one can go for 2's complement method.

$$\begin{array}{r}
 (3)_{10} = 0011 \\
 1's \text{ complement} = 1100 \\
 + \\
 1 \\
 \hline
 2's \text{ complement} = 1101
 \end{array}$$

Take an example, add 8 and 4 in XS-3.
 $(8)_{10} \Rightarrow (1000)_2$ ∴ $XS-3 = 1000$ $(4)_{10} \Rightarrow (0100)_2$ ∴ $XS-3 = 0100$
 $\begin{array}{r} 1000 \\ + 0100 \\ \hline 1100 \\ + 0011 \\ \hline 1011 \end{array}$

3.1 Packed BCD Addition :




Fig. 6.11

- (1) Two adder circuits (4 bit binary adders) are required. The first 4 bit binary adder performs actual addition. The second 4 bit binary adder adds six or zero depending on whether result is greater or less than 9, respectively.
- (2) Adding zero to the number, does not affect the result. But just passes it through the 4 bit binary adder.

Consider example :

A packed BCD number is nothing but combination of two BCD digits i.e. 34, 59, 60 and so on. But we designed under BCD adder was for single BCD digit (4 bit number), now we require to add two 2D digits (8 bit), ∴ logically the answer is, we have to cascade BCD adder circuit. So total we require 7483. Refer Fig. 6.12.

$$\begin{array}{r}
 19 \ 0001 \ 1001 \ [X_7-X_0] \ 90 \\
 + 16 \ 0001 \ 0110 \ [Y_7-Y_0] \ +91 \\
 \hline
 35 \ 0010 \ 1111 \ 181
 \end{array}$$

$$\begin{array}{r}
 0011 \ 0101 \\
 + 0110 \ 0000 \\
 \hline
 1000 \ 0001 \\
 \hline
 3 \qquad \qquad \qquad 8
 \end{array}$$

Now add both :

$$\begin{array}{r}
 1\ 0\ 1\ 1 \rightarrow XS-3\ (8) \\
 0\ 1\ 1\ 1 \rightarrow XS-3\ (4) \\
 \hline
 0\ 0\ 1\ 1\ 0 \text{ As carry is 1, add 3} \\
 + \\
 0\ 0\ 1\ 1 \\
 0\ 1\ 0\ 0 \\
 \hline
 0\ 1\ 0\ 0\ 1 \rightarrow \text{in XS-3} \\
 \text{Carry} \rightarrow 1
 \end{array}$$

Take one more example, add 4 and 3

$$\begin{array}{r}
 4 \text{ in XS-3 is } 0111 \\
 3 \text{ in XS-3 is } 0110 \\
 + \\
 0\ 1\ 1\ 1 \\
 0\ 1\ 1\ 0 \\
 \hline
 1\ 1\ 1\ 0\ 1 \text{ As carry is not generated subtract 3. Subtract 3 is same as} \\
 + 1\ 1\ 0\ 1 \text{ adding } 1101. \\
 \hline
 1\ 0\ 1\ 0 \\
 \text{Neglect carry}
 \end{array}$$

Now here the problem is how you will come to know when to add 0011 or 1101 (i.e. subtract 3). The answer is 'carry' bit. So here you have to design the circuit which will add 0011 or 1101 depending upon carry bit. Therefore, let's compare 0011 and 1101.

$$\begin{array}{r}
 B_3\ B_2\ B_1\ B_0 \\
 0\ 0\ 1\ 1 \rightarrow \text{when carry} = 1 \\
 1\ 1\ 0\ 1 \rightarrow \text{when carry} = 0 \\
 \hline
 \text{If you observe } B_0 \text{ bit in both situation, it is high. Now compare } B_1, B_2 \text{ and } B_3, \text{ you will find that} \\
 \text{one is complement of another.} \\
 \text{Carry} = 1 \quad B_1 = 1 \quad B_2 = B_3 = 0 \\
 \text{Carry} = 0 \quad B_1 = 0 \quad B_2 = B_3 = 1 \\
 \hline
 \text{follows carry complement of carry}
 \end{array}$$

Circuit is,




Fig. 6.13 (a)

Finally, again we required two level of adder circuit. Refer Fig. 6.13 (b).




Fig. 6.13 (b)

6.5 Binary Subtractor :

Before we start designing binary subtractor using 7483. Let's have basics refreshed.

6.5.1 Half Subtractor :

This is basic building block for subtraction of two, one bit number. The truth Table is as shown below in Truth Table 6.4.

Inputs		Outputs	
A ₀	B ₀	Difference (D)	Borrow (B)
0	0	0	0
0	1	1	1
1	0	1	0
1	1	0	0

Table 6.4

The rules for subtraction has been already covered in chapter 2.

K-Map : The circuit is as shown in Fig. 6.14.




Fig. 6.14

Disadvantages of half subtractor is, it doesn't cater for previous borrow, if any.

Full Subtractor :

To overcome problem of half subtractor, we design full subtractor. Assume A_n and B_n as one bit and B_{n+1} as previous borrow input, also output difference is D_n and borrow is B_{n+1} .

Inputs		Outputs	
A_n	B_n	D_n	B_{n+1}
0	0	0	0
0	1	1	1
1	0	1	1
1	1	0	0
1	0	0	1
0	1	1	0
1	1	0	0
1	0	1	1

Table 6.5




Fig. 6.15 (a)

The circuit diagram is as shown in Fig. 6.15 (b).




Fig. 6.15 (b)

Basically we never go for direct subtraction method. We use negative number representation i.e. 1's complement and 2's complement number system, because $A - B = A + (-B)$.

So basic operation we perform is add A with negative B number. Secondly, we normally work with multidigit number, so we should go for multibit subtractor.

6.5.3 Binary Parallel Subtractor using 1's Complement Method :

We have already seen 1's complement method in chapter 2. We normally complement the operand which is to be represented in -ve number. Secondly after addition A and (-B), if carry generated, it is added in the answer therefore also called as *end around carry*.

The circuit is as shown in Fig. 6.16.




Fig. 6.16

6.5.4 Binary Parallel Subtractor using 2's Complement Method :

Normally in practical condition we use 2's complement method of subtraction :
 2's complement = 1's complement + 1
 ∴ To perform $A - B$, $A + (-B)$ is performed, and B represented in 2's complement form. After addition if carry is generated, it is not taken in the final answer. It is used just to know that answer is in true form or not.

Refer Fig. 6.16, Output of inverter (7400) gives 1's complement. In 2's complement, end around carry is not required. Therefore C_4 and C_0 are not connected. Now we can use C_0 input to get 2's complement, therefore C_0 we will tie to logic 1.

So finally inverter gives 1's complement and C_0 adds 1, so we get 2's complement number. Refer Fig. 6.18.




Fig. 6.18

Fig. 6.18 uses 4 bit adder block. Same circuit can be implemented using full adder. Refer Fig. 6.19.




Fig. 6.19

The working of the circuit in Figs. 6.18 and 6.19 is same. We will learn how Fig. 6.18 works.

Working of circuit :

Case I : Perform $(4)_{10} - (2)_{10} = (4)_{10} + (-2)_{10}$
 ∴ $(+4)_{10} = 0100 = X_3 X_2 X_1 X_0 = A_3 A_2 A_1 A_0$
 $(-2)_{10} = 0010 = Y_3 Y_2 Y_1 Y_0$
 1's complement = $1101 = B_3 B_2 B_1 B_0$, $C_0 = 1 = V_{CC}$

Fig. 6.16 uses 4 bit adder. The same circuit can be implemented using full adder circuit, refer Fig. 6.17.




Fig. 6.17

Basically working of both the circuit is same. We will see working of Fig. 6.16 which is also valid for Fig. 6.17.

Case - I : Perform $4 - 2$. ∴ operation is $4 + (-2)$
 ∴ $(4)_{10} = 0100 = X_3 X_2 X_1 X_0 = A_3 A_2 A_1 A_0$
 $(-2)_{10} = 0010 = Y_3 Y_2 Y_1 Y_0$
 1's complement of $(2)_{10} = 1101 (B_3 B_2 B_1 B_0)$

+	A_3	A_2	A_1	A_0	+	B_3	B_2	B_1	B_0	+	C_4	→	S_3	S_2	S_1	S_0
	0	1	0	0		1	1	0	1		1	→	0	1	1	0
												→				
												→				

Carry (Indicates answer in true form)

Case - II : Perform $(2) - (4)$. ∴ operation is $(2) + (-4)$
 ∴ $(2)_{10} = 0010 = X_3 X_2 X_1 X_0 = A_3 A_2 A_1 A_0$
 $(-4)_{10} = 0100 = Y_3 Y_2 Y_1 Y_0$
 1's complement of $(4)_{10} = 1011 = B_3 B_2 B_1 B_0$

+	A_3	A_2	A_1	A_0	+	B_3	B_2	B_1	B_0	+	C_4	→	S_3	S_2	S_1	S_0
	0	0	1	0		1	0	1	1		1	→	1	1	0	1
												→				
												→				

$C_4 = 0$ carry indicates answer is in 1's complement
 So if we want in true form again invert it
 ∴ $S_3 S_2 S_1 S_0 = 1101 = (-2)$
 ∴ Complement of $(-2)_{10} = 0010 = (+2)$ (True form)

$$\begin{array}{r} A_3 \ A_2 \ A_1 \ A_0 \\ B_3 \ B_2 \ B_1 \ B_0 \\ + \\ \hline C_4 \ C_3 \ C_2 \ C_1 \ C_0 \end{array} \rightarrow S_3 \ S_2 \ S_1 \ S_0$$

This gives 2's complement of $Y_3 \ Y_2 \ Y_1 \ Y_0$ given number

Case II : Perform $(2)_{10} - (4)_{10} = (2) + (-4)_{10}$
 $(+2) = 0010 = X_3 \ X_2 \ X_1 \ X_0 = A_3 \ A_2 \ A_1 \ A_0$
 $(-4)_{10} = 0100 = Y_3 \ Y_2 \ Y_1 \ Y_0$
 1's complement = $1011 = B_3 \ B_2 \ B_1 \ B_0$, $C_0 = 1 = V_{CC}$

Operation:

$$\begin{array}{r} A_3 \ A_2 \ A_1 \ A_0 \\ B_3 \ B_2 \ B_1 \ B_0 \\ + \\ \hline C_4 \ C_3 \ C_2 \ C_1 \ C_0 \end{array} \rightarrow S_3 \ S_2 \ S_1 \ S_0$$

This gives 2's complement of given input number $Y_3 \ Y_2 \ Y_1 \ Y_0$

Carry indicates, to get answer find out 2's complement of $S_3 \ S_2 \ S_1 \ S_0$

$$\begin{array}{r} S_3 \ S_2 \ S_1 \ S_0 \\ 1110 \rightarrow (-2)_{10} \\ 1's \text{ complement} \\ + \\ \hline 0001 \\ 2's \text{ complement} \\ \hline 0010 \rightarrow (2)_{10} \end{array}$$

6.5.5 Controlled Addition / Subtraction :

Under this section we would like to design a circuit which will function as adder as well as subtractor. The operation should be performed according to the *Control Input* provided to the circuit. To achieve this we use EXOR gate with 4 bit parallel adder (7483).

Case I : As shown in Fig. 6.20, one terminal of EX-OR gate is tied to V_{CC} (logic 1) and other is given with variable A.




Fig. 6.20

As shown in truth table Output y is 'complement' of input variable A.
 Case II : As shown in Fig. 6.21, one terminal of EX-OR gate is tied to GND (logic zero) and other is tied to variable A.




Fig. 6.21

As shown in truth table, Output Y is same as that of variable A. It means that EXOR with one terminal tied to 'zero' acts as transparent gate i.e. input is 'zero', output is 'zero', input is '1', output is '1'. Let's design circuit which will perform addition as well as subtraction. Refer Fig. 6.22.




Fig. 6.22

Fig. 6.22 uses 4 bit adder. The same circuit can be implemented using full adder circuit. The working of the circuit will be identical. The circuit using full adder is shown in Fig. 6.23.




Fig. 6.23

Operation :

Case - I : Control Input = 0

When Control Input = 0, EX-OR will act as transparent gate i.e.

$$B_3 B_2 B_1 B_0 = Y_3 Y_2 Y_1 Y_0; A_3 A_2 A_1 A_0 = X_3 X_2 X_1 X_0 \text{ and } C_0 = 0$$

∴ 7483 performs,

$$\begin{array}{r} A_3 A_2 A_1 A_0 = X_3 X_2 X_1 X_0 \\ + B_3 B_2 B_1 B_0 = Y_3 Y_2 Y_1 Y_0 \\ + C_0 = 0 \\ \hline S_3 S_2 S_1 S_0 \end{array}$$

Adding '0' (8 X₃ X₂ X₁ X₀ and Y₃ Y₂ Y₁ Y₀ will not affect answer.

Case - II : Control Input = 1

When Control Input = 1, EX-OR will act as Inverter gate

$$\text{i.e. } B_3 B_2 B_1 B_0 = \bar{Y}_3 \bar{Y}_2 \bar{Y}_1 \bar{Y}_0$$

Here $B_3 B_2 B_1 B_0 = \bar{Y}_3 \bar{Y}_2 \bar{Y}_1 \bar{Y}_0$ It's complement

$$\begin{array}{r} + \bar{Y}_3 \bar{Y}_2 \bar{Y}_1 \bar{Y}_0 \\ + C_0 = 1 \\ \hline \end{array}$$

Final operation can be represented mathematically,

$$\begin{array}{r} A_3 A_2 A_1 A_0 \\ + B_3 B_2 B_1 B_0 \\ + \bar{Y}_3 \bar{Y}_2 \bar{Y}_1 \bar{Y}_0 \\ + C_0 = 1 \\ \hline S_3 S_2 S_1 S_0 \end{array}$$

3.6 BCD Subtractor :

The 7483 is used as a basic, building block to implement BCD subtractor. For BCD subtraction the 9's complement of the subtrahend is added to the minuend. The nine's complement of a number can be found by subtracting the given number from nine (9), or by adding 10 to 1's complement of given number.

For example : Find 9's complement of (2)₁₀.

$$\begin{array}{r} (2)_{10} = (0010)_2 \\ \dots (9)_{10} = 1001 \\ - (2)_{10} = 0010 \\ \hline 0111 \end{array}$$

The same you achieve by Adding 10 to 1's complement of (2)₁₀.

$$\begin{array}{r} (2)_{10} = (0010)_2 \\ 1's \text{ complement of } (2)_{10} = (1101)_2 \rightarrow (-2)_{10} \\ + (-2)_{10} = 1010 \\ \hline \text{carry} \rightarrow 10111 \end{array}$$

(don't take carry into account)

This method is more easier to implement therefore most widely used. The circuit using the same is shown in Fig. 6.24.




Fig. 6.24

6.6.1 Working of Circuit :

Take $D_3 D_2 D_1 D_0 = (0100)_2 = (4)_{10}$

$$\therefore B_3 B_2 B_1 B_0 = \bar{D}_3 \bar{D}_2 \bar{D}_1 \bar{D}_0 = 1011, C_0 = 0 \text{ (GND)}$$

$$\therefore A_3 A_2 A_1 A_0 \rightarrow 1010$$

$$+ B_3 B_2 B_1 B_0 \rightarrow 1011$$

Ignore carry $\rightarrow 10101 \rightarrow 9$'s complement of (4)₁₀ i.e. (5)₁₀

As stated earlier to perform BCD subtraction, the 9's complement of subtrahend (operand 2) is added to the minuend (operand 1). Let's first see the BCD subtractor circuit. Refer Fig. 6.25.

As shown, 4 bit adder, used to find 9's complement of operand 2.

4 bit adder, 4 bit adder, provides simple BCD adder circuit.

4 bit adder, is used to get answer in true form.

Let's study two examples for the same :

Case - I : Perform BCD subtraction (8)₁₀ - (3)₁₀

$$\text{Hence } (8)_{10} = \text{operand 1} = (1000)_2 = X_3 X_2 X_1 X_0$$

$$(3)_{10} = \text{operand 2} = (0011)_2 = Y_3 Y_2 Y_1 Y_0$$









Fig. 6.25




Fig. 6.16

Operation of the circuit :

Case I : Perform $(8)_{10} - (3)_{10}$ in XS-3 code, $(9)_{10} + (-3)_{10}$


XS-3 for $(8)_{10} = 1011 = X_3 X_2 X_1 X_0$

XS-3 for $(3)_{10} = 0110 = Y_3 Y_2 Y_1 Y_0$

$\therefore I_3 I_2 I_1 I_0 = 1001$ i.e. complement of (0110)

Operation performed by 4 bit adder₁ is :

A_3	A_2	A_1	A_0	\rightarrow	1	0	1	1	\rightarrow	1	0	1	1
B_3	B_2	B_1	B_0	\rightarrow	I_3	I_2	I_1	I_0	\rightarrow	1	0	0	1
S_3	S_2	S_1	S_0		J_3	J_2	J_1	J_0		1	0	1	0
C_4													



$\therefore 9s$ complement of $(8)_{10} = 0001 \rightarrow (1)_{10}$

Operation performed by 4 bit adder₁ :

A_3	A_2	A_1	A_0	\rightarrow	X_3	X_2	X_1	X_0	\rightarrow	0	0	1	1
B_3	B_2	B_1	B_0	\rightarrow	I_3	I_2	I_1	I_0	\rightarrow	0	0	0	1
S_3	S_2	S_1	S_0		J_3	J_2	J_1	J_0		0	1	0	0
carry													

Operation performed by 4 bit adder₂ :

As $I_3 I_2 I_1 I_0 = 0110$ and No carry generated $P = Q = 0$

A_3	A_2	A_1	A_0	\rightarrow	0	0	0	0	\rightarrow	0	0	0	0
B_3	B_2	B_1	B_0	\rightarrow	J_3	J_2	J_1	J_0	\rightarrow	0	1	0	0
$K_3 K_2 K_1 K_0$													

Operation performed by 4 bit adder₃ :

As point $Q = 0$, point $R = 1$. Therefore now EXOR gate will act as an *Inverter* i.e.

I_3	I_2	I_1	I_0	\rightarrow	1	0	1	0	\rightarrow	1	0	1	0
A_3	A_2	A_1	A_0	\rightarrow	1	0	1	0	\rightarrow	1	0	1	0
B_3	B_2	B_1	B_0	\rightarrow	L_3	L_2	L_1	L_0	\rightarrow	1	0	1	0
C_0													
S_3	S_2	S_1	S_0		Z_3	Z_2	Z_1	Z_0		0	1	0	1
carry													

\therefore Answer is sign = 1 $Z_3 Z_2 Z_1 Z_0 = 0101 = (5)_{10}$

So answer is -5 as sign = 1

6.7 XS-3 Subtractor :

Steps involved in XS-3 subtraction are as follows :

Step I : Convert both number in their XS-3 format

Step II : Complement the subtrahend

Step III : Add complemented subtrahend to minuend

Step IV : After addition of these numbers

If carry generated then

(i) Result is positive

(ii) Add carry to the result therefore called *end around carry*.

else

(i) Result is negative

(ii) add $(13)_{10}$

(iii) Take 1's complement of the result.

Now we will see the circuit for this and analyse the circuit.

Operation performed by 4 bit adder₁ is:

$$\begin{array}{r}
 A_3 \ A_2 \ A_1 \ A_0 \rightarrow 0 \ 0 \ 1 \ 1 \rightarrow 0 \ 0 \ 0 \ 1 \ 1 \\
 B_3 \ B_2 \ B_1 \ B_0 \rightarrow J_3 \ J_2 \ J_1 \ J_0 \ + 0 \ 1 \ 0 \ 0 \\
 C_0 \rightarrow 1 \ + 0 \ 0 \ 0 \ 1 \\
 \hline
 S_3 \ S_2 \ S_1 \ S_0 \rightarrow Z_3 \ Z_2 \ Z_1 \ Z_0 \rightarrow 1 \ 0 \ 0 \ 0 \rightarrow Z_3 \ Z_2 \ Z_1 \ Z_0
 \end{array}$$

(ignore)

As C_4 of 7483₁ is equal to 1, $R = 1$, $\therefore \bar{R} = 0$. $\therefore Z_3 \ Z_2 \ Z_1 \ Z_0 = H_3 \ H_2 \ H_1 \ H_0$ as EXOR gates are present.

$H_3 \ H_2 \ H_1 \ H_0 = (1 \ 0 \ 0 \ 0)_2 = \text{EX-3 code of } (5)_{10}$ with $R = 1$

II: Perform $(3)_{10} - (8)_{10}$ in XS-3

XS-3 for $(3)_{10} = 0110 \rightarrow X_3 \ X_2 \ X_1 \ X_0$

XS-3 for $(8)_{10} = 1011 \rightarrow Y_3 \ Y_2 \ Y_1 \ Y_0$

$X_3 \ X_2 \ X_1 \ X_0 = 1_3 \ 1_2 \ 1_1 \ 1_0 = \bar{Y}_3 \ \bar{Y}_2 \ \bar{Y}_1 \ \bar{Y}_0 = 0100$

Operation performed by 4 bit adder₁:

$$\begin{array}{r}
 A_3 \ A_2 \ A_1 \ A_0 \rightarrow X_3 \ X_2 \ X_1 \ X_0 \rightarrow 0 \ 1 \ 1 \ 0 \\
 B_3 \ B_2 \ B_1 \ B_0 \rightarrow Y_3 \ Y_2 \ Y_1 \ Y_0 \rightarrow 0 \ 1 \ 0 \ 0 \\
 C_0 \rightarrow 0 \rightarrow Z_3 \ Z_2 \ Z_1 \ Z_0 \rightarrow 0 \ 1 \ 0 \ 1 \ 0
 \end{array}$$

As $C_4 = 0, R = 0 \therefore \bar{R} = 1$

Operation performed by 4 bit adder₂:

$$\begin{array}{r}
 A_3 \ A_2 \ A_1 \ A_0 \rightarrow 0 \ 0 \ 1 \ 1 \rightarrow 1 \ 1 \ 0 \ 1 \\
 B_3 \ B_2 \ B_1 \ B_0 \rightarrow J_3 \ J_2 \ J_1 \ J_0 \ + 1 \ 0 \ 1 \ 0 \\
 C_0 \rightarrow 1 \rightarrow Z_3 \ Z_2 \ Z_1 \ Z_0 \rightarrow 1 \ 1 \ 1 \ 1
 \end{array}$$

Now as $R = 1$, EX-OR gates connected at final output stage will act as complement or inverter gate.

$H_3 \ H_2 \ H_1 \ H_0 = \bar{Z}_3 \ \bar{Z}_2 \ \bar{Z}_1 \ \bar{Z}_0 = 0111 = 1000$

where 1000 is XS-3 code for $(5)_{10}$ with $R = 0$

So R will tell you about positive or negative sign.

4: Using three half adders (HA), implement the following four Boolean functions. Draw a neat diagram of the arrangement using minimum hardware.

- (i) $PQR + (\bar{P} + \bar{Q} \bar{R})$
- (ii) $P \oplus Q \oplus R$
- (iii) PQR
- (iv) $\bar{P}QR + PQR$

Soln.: Let's take 1st half adder,




Fig. Ex. 6.4

Ex. 5: Show that a full adder circuit consists of a three input EX-OR and a three input majority functions.

Soln.: For a full adder we have,

$$\begin{aligned}
 S &= A \oplus B \oplus C \\
 C_{n+1} &= AB + BC_n + C_n A = AB(C_n + \bar{C}_n) + BC_n(A + \bar{A}) + AC_n(B + \bar{B}) \\
 &= ABC_n + \bar{A}BC_n + \bar{A}B\bar{C}_n + \bar{A}B C_n + \bar{A}B C_n + \bar{A}B \bar{C}_n + \bar{A}B C_n + \bar{A}B \bar{C}_n \\
 &= \sum m(7, 6, 3, 5)
 \end{aligned}$$

Since there are three variables, the minterms possible are 0 through 7 out of which minterms 7, 5, 6 and 7 has a majority of logical 1's in their binary equivalent. Thus, C_{n+1} is a three input majority function.

Ex. 6: Using half adder and additional gates, design a controlled half adder/half subtractor such that when control signal is logic 0, the entire circuit behaves as a H.A. and when it is 1, it behaves as a half adder (H+A).

Soln.: Table 2 shows the truth table for the above mentioned problem where M(modic control) decides HA or HS operation.

Decimal	Inputs		M	Outputs	
	A	B		(D/S)	(B/C)
0	0	0	0	0	0
2	0	1	0	1	1
4	1	0	0	1	0
6	1	1	0	0	0
1	0	0	1	0	0
3	0	1	1	1	0
5	1	0	1	1	0
7	1	1	1	0	1

Table 2


$$\begin{aligned}
 & \bar{x}(y + \bar{y}B_n) + xyB_n \\
 &= \bar{x}(y + B_n) + xyB_n \\
 &= \bar{x}y + \bar{x}B_n + xyB_n \\
 &= y(\bar{x} + xB_n) + \bar{x}B_n \\
 &= y(\bar{x} + B_n) + \bar{x}B_n \\
 &= \bar{x}y + yB_n + \bar{x}B_n
 \end{aligned}$$

$\therefore A + \bar{A}B = A + B$
 $\therefore \bar{A} + AB = \bar{A} + B$

6.8 Multiplier :

Multiplication is accomplished by successive addition of shifted partial products. Multiplying a multiplicand by 1/0 is equivalent to ANDing the multiplier bit by all the multiplicand bits, and then adding the shifted partial products. A basic building block is illustrated in Fig. 6.27.

Since a n bit by n bit multiplication results in a 2n bit multiple bit data. Every time a multiplier bit (LSB onwards) is multiplied with the multiplicand, it has no further use. Also, since the partial product is shifted by one bit, an additional bit space is generated. To reduce hardware, the partial product is shifted into the multiplier register from: MSB side, while LSF bit is lost and does not affect the circuit performance as its purpose has been served.



Ex. 7 : Implement a full subtractor using two half subtractors and OR gate.

Soln. : We know that,
 For half subtractor
 $D = A_0 \oplus B_0$
 $B = \bar{A}_0 B_0$
 Let's say $A_0 = X$
 $B_0 = Y$
 \therefore For half subtractor
 $D = X \oplus Y$
 $B = \bar{X} Y$
 The circuit is as shown in Fig. Ex. 6.7.




Fig. Ex. 6.7

$$\begin{aligned}
 B_{n+1} &= X \odot Y + B_n + \bar{X} Y \\
 &= (\bar{X} Y + \bar{X} Y) B_n + \bar{X} Y \\
 &= \bar{X} Y B_n + X Y B_n + \bar{X} Y
 \end{aligned}$$




Fig. Ex. 6.6(a)




Fig. Ex. 6.6(b)





Fig. 6.28

The register A is initially loaded with zero, and is used to save partial result subsequently. Consider an example for above hardware where $M = 1100$ and $Q = 1001$. The multiplication steps are shown as follows i.e.

Digital




Four shifts as number of bits in multiplier are four.

The MSB bit is copied onto itself and shifted Q₋₁ bit is always zero initially.


This is how the electronic circuit performs the operation. One may however use the Booth multiplier recording table as shown in:

Multiplier bit	Multiplier bit bit i
1	i-1
0	0
0	1
1	0
1	1


(i) Multiplicand and multiplier both positive 7 x 3 = 21



(ii) Multiplicand positive and multiplier negative 7 x -3 = -21




(iii) Multiplicand negative and multiplier positive -7 x 3 = -21



← sign extend to 0 as the original number is negative

Digital



The steps involved are to check the LSB bit of multiplier Q and take the following steps:

- (i) If Q₀ = 0 shift CAQ one bit right
- (ii) If Q₀ = 1 add M to A and then shift CAQ one bit right.

In both cases, every time a shift is performed, carry bit C is copied into itself.

8.1 Fast Multiplier :

As seen in previous topic every multiplier bit is multiplied with the multiplicand. Also the previous technique fails if the multiplicand or multiplier is negative. This is because partial product for a negative multiplicand must be negative. One can avoid this problem by converting both, multiplier and multiplicand positive numbers, perform the multiplication and obtain by converting both, multiplier and multiplicand positive numbers, perform the multiplication and actually take two's complement of the result only, if sign of the two original numbers differed. This can be achieved using a technique called BOOTH'S ALGORITHM which also speeds up multiplication. The circuit for Booth's algorithm is depicted in Fig. 6.29. Consider an example using Booth's algorithm as

M = 6 = 0110
Q = 5 = 0101




Fig. 6.29

∴ $Q_{n+1} = 0, \bar{Q}_{n+1} = 1$
Conclusion : When $S = 0, R = 1$, irrespective of previous state, $Q_{n+1} = 0, \bar{Q}_{n+1} = 1$. This state is 'RESET' state of circuit.

Case III :

- (i) $S = 1, R = 0, Q_n = 0, \bar{Q}_n = 1$
- ∴ Input to NOR1 is $R = 0, \bar{Q} = 1$; produces $Q = 0$.
- ∴ Input to NOR2 is $S = 1, Q = 0$.
- ∴ Q will change from 1 to 0, ∴ $\bar{Q}_{n+1} = 0 = \bar{Q}$.
- ∴ Input to NOR1 is $R = 0, \bar{Q} = 0$.
- ∴ Q will change from 0 to 1, ∴ $Q_{n+1} = 1 = Q$.
- Now input to NOR2 is $S = 1$ and $Q = 1$, ∴ $\bar{Q} = 0$.
- ∴ Input to NOR1 is $R = 0, \bar{Q} = 0$, ∴ $Q = 1$.
- Means circuit reached to stable state, $Q_{n+1} = 1, \bar{Q}_{n+1} = 0$.
- (ii) $S = 1, R = 0, Q_n = 1, \bar{Q}_n = 0$.

As seen in above case $Q_n = 1, \bar{Q}_n = 0$ is stable state when $S = 1, R = 0$.

Conclusion : When $S = 1, R = 0$, irrespective of previous condition $Q_{n+1} = 1, \bar{Q}_{n+1} = 0$. This state is 'SET' state of the circuit.

Case IV : When $S = 1, R = 1$, we know the fact that when either of the input to NOR gate is 1, output of gate is 0. This condition leads us to 'RACE' condition of the circuit. It means both the outputs will try to reach logic 1, and therefore, this state is ambiguous or undefined. Normally referred as **RACE**.

State table

For SR FF, we have two inputs, i.e. S and R. Q output represents, state of FF. As Q is single output, here will be two states i.e. 0 and 1. Note that \bar{Q} is simply inverted output of Q. Therefore not treated as separate output. Thus state table will be as follows :

Present State	Next state $Q(n+1)$			
	SR = 00	SR = 01	SR = 10	SR = 11
0	0	0	1	Race
1	1	0	0	Race

Table 8.1 : State table for SR FF

Race condition cannot be shown or predicted.

State Diagram




Fig. 8.9 : State diagram of SR FF

Thus if we observe we have following state transitions, with different combinations of SR input.

Previous state $Q(n)$	Next state $Q(n+1)$	S	R
0	0	0	X
0	1	0	1
1	0	1	0
1	1	1	0

Table 8.2 : Excitation table

Read the table as given below,

If previous state is $Q(n)$ then to switch over to next state i.e. $Q(n+1)$ input S and R should be $Q(n+1)$.

For example, if previous state is 0, then to switch over to next state 1, input S and R should be 10 [S = 1, R = 0].

The above Table 8.2 is referred as excitation table.

State Equation

For SR FF, the state equation is,

$$Q(n+1) = S + \bar{R}Q(n)$$

8.3.1 Nand Latch :




Fig. 8.10(a) : Nand latch

S	R	Q_{n+1}	\bar{Q}_{n+1}
0	0	RACE	RACE
0	1	0	1
1	0	1	0
1	1	NC (Q_n)	NC (\bar{Q}_n)

Fig. 8.10(b) : Truth Table

→ Reset
 → Set
 → Inactive

Input		Output	
CLK	D	Q_{n+1}	\bar{Q}_{n+1}
0	X	NC	NC
1	X	NC	NC
↑	X	NC	NC
↑	0	0	1
↑	1	1	0

Fig. 8.19(c) : Truth table

State table

Present State $Q(n)$	Next State	
	D = 0	D = 1
0	0	1
1	0	1

Table 8.8 : State table for D FF

State diagram




Fig. 8.20 : D FF state diagram

Previous state	to	Next state	If	D
0	0	0	0	0
0	1	1	1	1
1	0	0	0	0
1	1	1	1	1

Table 8.9 : Excitation table for D FF

State equation

$$Q(n+1) = D$$

x. 3 Draw output waveform for given D input, for positive edge triggered D FF.

Soln. :




Fig. Ex. 8.3

Available D FF chips are :

- (1) Positive edge triggered D type FF - IC 7474
- (2) Positive level triggered D type FF - IC 7475 (transparent latch)
- (3) Quad D flip-flop with clear - IC 74175
- (4) Quad D latch - IC 74373

8.5 Flip-Flop Timing Consideration :

Manufacturer of flip-flop IC will specify several important timing parameters and characteristics that must be considered before FF is used in any circuit. For explaining the same we will use D FF.




Fig. 8.21

Propagation Delay (Refer Fig. 8.21)

In ICs we use diodes and transistors. Transistor is operated either in saturation or cut off. Transistor takes time to switch from saturation to cutoff or V.V. Same way diode also takes small time to turn ON/OFF. This switching time is in nanosecond. But is main cause for propagation delay (t_p).

Definition : It is the amount of time it takes for output of gate or FF to change state after the input changes or CLK edge bits. Typical value = 10 - 20 ns.

This time should be considered when digital circuit used in high speed circuit. Propagation delay is measured for both, LOW to HIGH and HIGH to LOW transition. Propagation delay is $t_p = t_3 - t_2$

t_{PLH}	→	From CLK to Q	(LH → LOW to HIGH)
t_{PHL}	→	From CLK to Q	(HL → HIGH to LOW)
t_{PLH}	→	PRE to Q	PRE - Preset
t_{PHL}	→	CLR to Q	CLR - Clear

Setup Time (t_s) (t_{setup})

The setup time ($t_2 - t_1$) is the minimum length of time input should be present before CLK edge arrives. The main cause of setup time is stray capacitance at the input side. If this time requirement is not met, the FF may not respond reliably when CLK edge arrives. Typical timing is from 5 to 40 ns.

Holdup Time (t_h) (t_{hold})

The holdup time ($t_4 - t_3$) is minimum length of time, input must be present after CLK edge has occurred. The main cause of holding input is because of switching time of internal transistors and diodes. If this time is not met, one cannot assure about switching of internal circuit and FF will not work properly. Typical holdup time is ranging from 0 to 10 ns.

Maximum CLK Frequency (f_{max})

This is the maximum CLK frequency that can be applied to CLK input of FF, for proper and stable operation.

$$f_{max} = 1/t_c = \frac{1}{t_{setup} + t_{pd(FF)} + t_{ns}}$$

where, t_c = Clock period
 t_{ns} = Propagation delay of next state decoder
 t_{setup} = Setup time
 $t_{pd(FF)}$ = Flip flop propagation delay

Refer Fig. 8.22.




Fig. 8.22

Lock Pulse HIGH and LOW Time

Refer Fig. 8.22. The manufacturer specifies minimum time duration that the CLK signal must remain HIGH before it goes HIGH, it is called as CLK pulse low time (t_{CL} or t_{wCL}) and minimum time duration

that the CLK signal must remain HIGH before it returns LOW, is called CLK pulse high time (t_{CH} or t_{wCH}) typical timing for $t_{w(0)}$ and $t_{w(1)}$ are 15 ns sec. to 100 ns sec.

Asynchronous Active Pulse Width

As we have seen in section 8.3.5 preset and clear are asynchronous inputs. For the inputs manufacturer specify minimum time duration. $t_{w(0)}$ → Preset or clear (For active low asynchronous input).

8.6 JK Flip-Flop:




Fig. 8.23

As shown in Fig. 8.23(a) NAND 3/4 forms simple SR FF. Inputs to the NAND1 are J, Q and CLK (edge). Inputs to NAND2 are K, Q and CLK (edge). Now let's see how JK FF works and derive truth table.

- Case I : When CLK is at HIGH or LOW level, output Q and Q-bar remains in previous state. Because NAND1/2 produces '1' output, irrespective of Q, J and K inputs, as input to NAND1/2 is '0', after differentiator circuit.
- Case II : When CLK = J i.e. falling edge, output Q and Q-bar are unchanged.
- Case III : When CLK = 1 and J = 0, K = 0, S' = R' = 1. ∴ output does not change.
- Case IV : CLK = 1, J = 0 and K = 1.

Conclusion : Above three cases are called 'inactive' condition of JK FF.

Let's consider previous state of Q = 1 and Q-bar = 0

$$R' = J \cdot \bar{Q} \cdot CLK = 0 \cdot 0 \cdot 1 = 1.$$

$$S' = K \cdot Q \cdot CLK = 1 \cdot 1 \cdot 1 = 0.$$

∴ Q changes from 1 to 0, Q-bar = 0, Q-bar = 1 (Refer Table 8.8(b) of SR FF). We will again start analysis because Q and Q-bar has been changed.

$$\text{Now, } R' = J \cdot \bar{Q} \cdot CLK = 0 \cdot 1 \cdot 1 = 1$$

$$S' = K \cdot Q \cdot CLK = 1 \cdot 0 \cdot 1 = 1$$

Q and Q-bar will remain unchanged unless and until next JK input is given with CLK. This state is stable 'RESET' condition of JK FF.

Conclusion : When J = 0, K = 1 and CLK hits, irrespective of previous condition, Q = 0 and Q-bar = 1.

Case V : CLK = 1, J = 1, K = 0

Let's consider previous state of Q = 0 and $\bar{Q} = 1$:

$$R' = J \cdot \bar{Q} \cdot \text{CLK} = 1 \cdot 1 \cdot 1 = 1$$

$$S' = K \cdot Q \cdot \text{CLK} = 0 \cdot 0 \cdot 1 = 0$$

∴ Q changes from 0 to 1, $\bar{Q} = 0$.

$$\text{Now } R' = J \cdot \bar{Q} \cdot \text{CLK} = 1 \cdot 0 \cdot 1 = 0$$

$$S' = K \cdot Q \cdot \text{CLK} = 0 \cdot 1 \cdot 1 = 0$$

∴ Q and \bar{Q} will remain unchanged. This state is stable 'SET' condition of JK FF.

Conclusion : When J = 1, K = 0 and CLK luts, irrespective of previous condition Q = 1 and $\bar{Q} = 0$.

Case VI : When CLK = 1, J = K = 1, this condition is more interesting. Here we are going to consider 2 CLK pulses.

(i) Let's say previous condition of Q = 1, $\bar{Q} = 0$

$$\therefore R' = J \cdot \bar{Q} \cdot \text{CLK} = 1 \cdot 0 \cdot 1 = 0$$

$$\therefore S' = K \cdot Q \cdot \text{CLK} = 1 \cdot 1 \cdot 1 = 1$$

$$\therefore Q_{n+1} = 0 \text{ and } Q_{n+1} = 1 \text{ (} Q_{n+1} = \bar{Q}_n, Q_{n+1} = \bar{1} = 0 \text{)}$$

(ii) Now let's say previous condition of Q = 0, $\bar{Q} = 1$ (if you note Q_{n+1} of (i) = Q_n).

$$\therefore R' = J \cdot \bar{Q} \cdot \text{CLK} = 1 \cdot 1 \cdot 1 = 1$$

$$\therefore S' = K \cdot Q \cdot \text{CLK} = 1 \cdot 0 \cdot 1 = 0$$

$$\therefore Q_{n+1} = 1, Q_{n+1} = 0 \text{ (} Q_{n+1} = \bar{Q}_n = \bar{0} = 1 \text{)}$$

From above two cases (i) and (ii) we conclude that when J = K = 1 and CLK luts $Q_{n+1} = \bar{Q}_n$ (means output toggles).

Conclusion : This condition of JK FF gives us TOGGING mode. Now let's summarize everything and make truth table :

CLK	Inputs		Outputs		Case
	J	K	Q_{n+1}	\bar{Q}_{n+1}	
0	X	X	NC	NC	Case I
1	X	X	NC	NC	Case I
↓	X	X	NC	NC	Case II
↑	0	0	NC	NC	Case III
↑	0	1	0	1	Case IV
↑	1	0	1	0	Case V
↑	1	1	\bar{Q}_n	Q_n	Case VI

State table

Present state Q (n)	Next state Q (n + 1)			
	JK = 00	JK = 01	JK = 10	JK = 11
0	0	0	1	1
1	1	0	0	0

Table 8.10 : State table for JK flip-flop

State diagram




Fig. 8.24 : State diagram for JK-FF

Previous state	to	Next state	J	K
0	0	0	0	X
0	1	1	1	X
1	0	0	X	1
1	1	1	X	0

Table 8.11 : Excitation table for JK-FF

State Equation

$$Q(n+1) = J \bar{Q}(n) + K Q(n)$$

Ex. 4 : Determine output Q for Fig. Ex. 8.4 :




Fig. Ex. 8.4

Fig. Ex. 8.4(a)

When $J = K = 1$, output Q toggles.

Initially $Q = 0$.

When, 1st CLK edge hits $Q_{n+1} = \bar{Q}_n$ $Q_{n+1} = 0 = 1 (1)$

2nd CLK edge hits $Q_{n+1} = \bar{Q}_n$ $Q_{n+1} = 1 = 0 (0)$

3rd CLK edge hits $Q_{n+1} = \bar{Q}_n$ $Q_{n+1} = 0 = 1 (1)$

and the chain will repeat.

The frequency of the Q output is $F/2$. Therefore this circuit is called as $\div 2$ circuit.

3.6.1 Race Condition in JK FF (Race Around Condition) :

ASKED IN EXAM - DEC. 96, MAY 97, DEC. 97 III

We have started our discussion on JK FF, directly with positive edge triggered type. But how JK is going to behave if FF is level triggered ? Here we are going to see interesting RACE AROUND phenomena.

Remember three important points :

- (1) When $J = K = 1$, JK FF output Q toggles
- (2) When FF is level triggered, FF is active till active level is present
- (3) Output Q and \bar{Q} is fed back to input NAND gate in JK FF.

Refer Fig. 8.23(a) (Remove differentiator circuit, then analyse). Draw output Q when $J = K = 1$ for level triggered JK FF.




Fig. 8.25

Let's consider initially $Q = 0$. So when $CLK = 1$, Q changes state, $Q = 1$. Now new state of Q propagate through NAND1, NAND2 and will get settled and satisfy setup/hold up time for NAND2b. The total time of propagation is represented as t in Fig. 8.25. After time t , as $CLK = J = K = 1$, Q again toggles. $\therefore Q = 0$. This chain will continue till $CLK = 0$.

We are going to get unwanted train of pulses when $CLK = J = K = 1$. This is drawback of level triggered JK FF.

But if user wants level triggered JK FF without racing, then the answer is MASTER SLAVE JK FF.

8.7 Master Slave JK FF (MS JK FF) :

ASKED IN EXAM - DEC. 96, MAY 98, III

Fig. 8.26 shows MS JK FF which is combination of two clocked latches; first is called as Master and second is called as Slave. Master is positively clocked and slave is negatively clocked i.e. :

- (1) When $CLK = 1$ Master is active, slave is inactive
- (2) When $CLK = 0$ Master is inactive, slave is active




Fig. 8.26 Master slave JK FF

Inputs		Outputs	
CLK	J K	Q_{n+1}	\bar{Q}_{n+1}
X	0 0	Q_n (NC)	\bar{Q}_n (NC)
	0 1	0	1
	1 0	1	0
	1 1	Toggle (\bar{Q}_n)	Toggle (Q_n)




Fig. 8.27 Symbol




Fig. 8.29

You should remember mainly above two points and one more point that whatever master does, slave copies it, but in next half cycle of CLK.

Working

Case I :

- $J = K = 0$ Previous state $Q_n = 0, \bar{Q}_n = 1$
- (i) $CLK = 1$, \therefore Master active, Slave inactive
- \therefore output of Master FF, $S = Q_n, R = \bar{Q}_n$
- (ii) $CLK = 0$, Master inactive, Slave active
- \therefore output of Slave FF, $Q = Q_n, \bar{Q} = \bar{Q}_n$

Conclusion : No change condition.




Fig. 8.31 : State diagram of TFF

Present state	Next state	T
0	0	0
0	1	1
1	0	1
1	1	0

Table 8.13 : Excitation table of TFF

State Transition

$$Q(n+1) = T \cdot Q(n) + \overline{Q(n)} \cdot \overline{T}$$

Ex. 5 : Draw output waveform for Fig. Ex. 8.5 :




Fig. Ex. 8.5

Fig. Ex. 8.5(a)

Soln. : Refer Fig. Ex. 8.5(a).

8.9 Conversion from one Type of FF to Another :

if we want to convert one type of FF to another type of FF, there is systematic approach, implementing the same using K-Map. Fig. 8.32 shows generalized model for conversion from one type of FF to another.


- Case II :
- (i) $J = 0, K = 1, Q_n = 1, \overline{Q}_n = 0$
 CLK = 1, Master active, Slave inactive
 ∴ output of Master, $S = 0$ R = 1.
 - (ii) $CLK = 0$, Master inactive, Slave active
 ∴ output of Slave, $Q = 0, \overline{Q} = 1 \rightarrow Q_{n+1}$ changed
 - (iii) $CLK = 1$, Master active, Slave inactive
 ∴ output of Master, $S = 0$ R = 1.
- ∴ Now the state is stable as (i) and (iii) are same.

Available J - K and M/S JK FF

- (1) Edge triggered JK FF - 7470
- (2) JK Master Slave FF - 7472
- (3) Dual JK M/S FF - 7473
- (4) Master Slave JK FF - 7476
- (5) JK M/S FF - 74104/105
- (6) Dual JK, positive edge triggered FF - 74109

8.8 TFF (Toggle FF) :

The type T FF changes state (toggles) for each CLK pulse, if $T_{input} = 1$. In J - K FF, if $J = K$, we get type T FF. It has only one input, referred to as T input.



(a) JK converted to T

Fig. 8.30

State table

Previous state $Q(n)$	Next State $Q(n+1)$
0	1
1	0

Table 8.12 : State table of TFF

CLK	T	Q_{n+1}	\overline{Q}_{n+1}
↓	0	Q_n	\overline{Q}_n
↓	1	\overline{Q}_n	Q_n
↑	X	Q_n	\overline{Q}_n
↑	X	\overline{Q}_n	Q_n
0	X	Q_n	\overline{Q}_n

(c) Truth Table

Note: Refer Fig. 11.9.

- (1) In cycle 0, everything gets cleared.
- (2) In cycle 1, $x_1 = x_2 = 1$. Therefore $y^* = 1$ and $z = 0$. Status of y^* will not immediately appear. y will appear at next positive CLK edge.
- (3) In cycle 2, status of y^* appears at output y of D FF. Now $x_1 = x_2 = 0$, and $y = 1$. Therefore $y^* = 0$ and $z = 1$.
- (4) In cycle 3, status of $y^* = 0$, will appear at output y of D FF. Now $x_1 = 0$ and $x_2 = 1$, with $y = 0$ we get, $y^* = 0$ and $z = 1$.
- (5) Finally in cycle 4, $y^* = 0$, $y = 0$, $x_1 = 1$ and $x_2 = 0$. $\therefore y^* = 0$ and $z = 1$.

This describes full working of circuit.

- Observation:**
- (1) Output of D FF changes only when CLK arrives. It won't change, even though input y^* changes.
 - (2) Output of combinational circuit i.e. z changes, as soon as either x_1 or x_2 or y changes. In general a primary output signal z_i is function of x_j , so the change in x_j immediately affects z_i .
- To understand point 2 of observation, refer Fig. 11.9(b). Refer Fig. 11.9(b). As shown in Fig. 11.9(b), a narrow '1' pulse in x_1 , which is an externally generated glitch in the middle of cycle 3, produces a corresponding glitch in form of '0' pulse in z . Because at that instant, $x_1 = 1, x_2 = 1, y = 0 \therefore x_1 + x_2 + y = z = 1 + 1 + 0 = 0$ with carry.
- \therefore We get $z = 0$. Glitch remains there for very short span. Therefore this 1 pulse (glitch) does not produce a single well defined output value or state change at the start of cycle 4. Therefore to avoid constant for most of the clock period. Therefore for proper operation of the circuit, all input signals x_i should be well defined '0' or '1' pulses. Normally input should be maintained for full one clock period.

\therefore For given sequential circuit, draw state diagram and state table. Refer Fig. Ex. 11.2(a).




Fig. Ex. 11.2(a) : Sequential circuit

\therefore (1) First we will write boolean expressions for the same.

$$z = x \oplus y_1 \oplus y_3$$

$$y_1^+ = y_2$$

$$y_2^+ = y_3$$

$$y_3^+ = x \oplus y_1 \oplus y_3 = z$$

(2) First we will write state transition table. In our problem,

$$z = \text{Output}$$

$$y_1 y_2 y_3 \rightarrow \text{Provides previous state}$$

$$y_1^+ y_2^+ y_3^+ \rightarrow \text{Provides next state}$$

$$x = \text{Input}$$

\therefore We can write, $y_1 y_2 y_3 \xrightarrow{x/z} y_1^+ y_2^+ y_3^+$
 \therefore We get table.

Present state	Next state ($y_1^+ y_2^+ y_3^+$)			Output (z)	
	$x = 0$	$x = 1$	$x = 1$	$x = 0$	$x = 1$
0 0 0	0 0 0	0 0 0	0 0 0	0	1
0 0 1	0 0 1	0 0 1	0 0 1	0	1
0 1 0	0 1 0	0 1 0	0 1 0	0	1
0 1 1	0 1 1	0 1 1	0 1 1	0	1
1 0 0	1 0 0	1 0 0	1 0 0	0	1
1 0 1	1 0 1	1 0 1	1 0 1	0	1
1 1 0	1 1 0	1 1 0	1 1 0	0	1
1 1 1	1 1 1	1 1 1	1 1 1	0	1

(3) Next step we follow is simply rearrange transition table to get state table. Only the important point here is we define labels to the state.

$$\therefore \text{State } 000 \rightarrow S_0 \quad 100 \rightarrow S_4$$

$$001 \rightarrow S_1 \quad 101 \rightarrow S_5$$

$$010 \rightarrow S_2 \quad 110 \rightarrow S_6$$

$$011 \rightarrow S_3 \quad 111 \rightarrow S_7$$

State table

Present state	Next state		Output	
	$x = 0$	$x = 1$	$x = 0$	$x = 1$
S_0	S_0	S_1	0	1
S_1	S_3	S_2	1	0
S_2	S_4	S_5	0	1
S_3	S_7	S_6	1	0
S_4	S_1	S_0	1	0
S_5	S_2	S_3	1	0
S_6	S_5	S_4	1	0
S_7	S_6	S_7	0	0

(4) The last step is to draw state diagram from state table.




Fig. Ex. 11.2(b) : State diagram

Note: Till this point if you have observed carefully, we have used DFF. DFF is simple flip-flop because, whatever is input, that will be the output. But for TFF, JK, FF, SRFF, this is not the case. We have to take into account input to the FF, and then we have to decide next state. Let's start with simple TFF.

x. 3 : Consider TFF circuit as shown in Fig. Ex. 11.3(a). Find out state table and diagram for the same.




Fig. Ex. 11.3(a) : T FF sequential circuit

Ans. : (1) First step is, we will write expressions for T_1 , T_2 , T_3 and T_4

$$\begin{aligned} T_1 &= x \\ T_2 &= xY_1 \\ T_3 &= xY_1Y_2 \\ T_4 &= xY_1Y_2Y_3 \end{aligned}$$

(2) Output states are Y_4, Y_3, Y_2 and Y_1 input line is x .

\therefore We will first write excitation table.

Present state				Flip-flop inputs								Next state ($Y_i = T_i \oplus Y_i$)											
				$x=0$				$x=1$				$x=0$				$x=1$							
				Y_4	Y_3	Y_2	Y_1	T_4	T_3	T_2	T_1	Y_4	Y_3	Y_2	Y_1	Y_4	Y_3	Y_2	Y_1				
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
0	0	0	1	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
0	0	1	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
0	0	1	1	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
0	1	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
0	1	0	1	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
0	1	1	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
0	1	1	1	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
1	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
1	0	0	1	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
1	0	1	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
1	0	1	1	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
1	1	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
1	1	0	1	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
1	1	1	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
1	1	1	1	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

\therefore It is module 16 counter. Secondly, if input $x=0$, counter latches count and if $x=1$, counter is free running.




Fig. Ex. 11.3(b) : State diagram

Ex. 4 : For given circuit as shown in Fig. Ex. 11.4(a) find out state diagram and state table.




Fig. Ex. 11.4(a)

Soln.: Observing the circuit you will find that it is nothing but serial adder only. But the circuit uses SR flip-flop instead of D FF as in Ex. 1. Now let's analyse the same. We should get same state table and state diagram as in Ex. 1.

Step 1: Firstly we have to find excitation functions in terms of circuit inputs and flip-flop outputs from given circuit diagram.

$$S = x_1 x_2 \quad R = \bar{x}_1 \bar{x}_2$$

Step 2: Now let's obtain binary transition table, from excitation table. Binary transition table consists of Y and Z. Where $Y = S + \bar{R}y$ and $Z = x_1 x_2 y + \bar{x}_1 \bar{x}_2 y + x_1 x_2 \bar{y} + \bar{x}_1 \bar{x}_2 \bar{y}$

Now we will combine all the states, as well as output and draw final state table.

Present state (y)	Flip-flop inputs (S/R)				Next state				Output z				
	$S = x_1 x_2; R = \bar{x}_1 \bar{x}_2$				$Y = S + \bar{R}y$				$Z = x_1 x_2 y + \bar{x}_1 \bar{x}_2 y + x_1 x_2 \bar{y} + \bar{x}_1 \bar{x}_2 \bar{y}$				
$x_1 x_2$	$x_1 x_2$	$x_1 x_2$	$x_1 x_2$	$x_1 x_2$	$x_1 x_2$	$x_1 x_2$	$x_1 x_2$	$x_1 x_2$	$x_1 x_2$	$x_1 x_2$	$x_1 x_2$	$x_1 x_2$	$x_1 x_2$
0 0	0 1	1 1	1 0	0 0	0 1	1 1	1 0	0 0	0 1	1 1	1 0	0 0	0 1
0 1	0 0	1 0	0 0	0 0	1 0	0 0	1 0	0 0	1 1	0 0	1 1	0 0	1 1
1 0	0 0	0 0	0 0	0 0	0 0	0 0	0 0	0 0	0 0	0 0	0 0	0 0	0 0
1 1	0 0	0 0	0 0	0 0	0 0	0 0	0 0	0 0	0 0	0 0	0 0	0 0	0 0

To check how we got output Y and Z, we will take one example.

$$\begin{aligned}
 x_1 = 1; \quad x_2 = 1 \quad \text{and} \quad y = 0 \\
 Y &= S + \bar{R}y \\
 &= x_1 x_2 + \bar{x}_1 \bar{x}_2 y = 1 + 0 \cdot 0 = 1
 \end{aligned}$$

$$\begin{aligned}
 Z &= x_1 x_2 y + \bar{x}_1 \bar{x}_2 y + x_1 x_2 \bar{y} + \bar{x}_1 \bar{x}_2 \bar{y} \\
 &= 1 \cdot 1 \cdot 0 + \bar{1} \cdot \bar{1} \cdot 0 + 1 \cdot 1 \cdot 0 + \bar{1} \cdot \bar{1} \cdot 0 \\
 &= 0
 \end{aligned}$$

If we take state '0' as q_0 and state 1 as q_1 , we get transition table as,

Present state (y)	Flip-flop inputs (S/R)				Next state				Output Z				
	$S = x_1 x_2; R = \bar{x}_1 \bar{x}_2$				$Y = S + \bar{R}y$				$Z = x_1 x_2 y + \bar{x}_1 \bar{x}_2 y + x_1 x_2 \bar{y} + \bar{x}_1 \bar{x}_2 \bar{y}$				
$x_1 x_2$	$x_1 x_2$	$x_1 x_2$	$x_1 x_2$	$x_1 x_2$	$x_1 x_2$	$x_1 x_2$	$x_1 x_2$	$x_1 x_2$	$x_1 x_2$	$x_1 x_2$	$x_1 x_2$	$x_1 x_2$	$x_1 x_2$
0 0	0 1	1 1	1 0	0 0	0 1	1 1	1 0	0 0	0 1	1 1	1 0	0 0	0 1
0 1	0 0	1 0	0 0	0 0	0 0	0 0	0 0	0 0	0 0	0 0	0 0	0 0	0 0
1 0	0 0	0 0	0 0	0 0	0 0	0 0	0 0	0 0	0 0	0 0	0 0	0 0	0 0
1 1	0 0	0 0	0 0	0 0	0 0	0 0	0 0	0 0	0 0	0 0	0 0	0 0	0 0

State diagram:




Fig. Ex. 11.4(b)

Note: In next example drawing pattern of state table is slightly changed, shown as 2D array.

Ex. 5: Consider JK FF circuit shown in Fig. Ex. 11.5(a). Find out state table and state diagram for the same.




Fig. Ex. 11.5(a) : Sequential circuit containing JK FF

Soln.: (1) We will write expressions,

(4) State diagram :




Fig. Ex. 11.5(b)

x. 6 : For given sequential circuit draw state table and state diagram. Refer Fig. Ex. 11.6(a).




Fig. Ex. 11.6(a)

Soln. : (1) First step is to write equations :

$$J_1 = x ; K_1 = \bar{x}$$

$$J_0 = z = (x + y_1) \bar{y}_0$$

$$K_0 = x + y_1 \bar{y}_0$$

From characteristic equation of JK, we can write down,

$$y_1^+ = J_1 \bar{Q}_1 + \bar{K}_1 Q_1$$

$$= x \bar{y}_1 + x y_1 = x \bar{y}_1 + x y_1$$

$$= x$$

$$y_0^+ = J_0 \bar{Q}_0 + \bar{K}_0 Q_0$$

$$= (x + y_1) \bar{y}_0 \cdot \bar{y}_0 + (\bar{x} + y_1) y_0 \cdot y_0$$

$$= (x + y_1) \bar{y}_0$$

$$Z = \bar{x} + \bar{y}_2$$

$$J_1 = \bar{x} + \bar{y}_1 + \bar{y}_2$$

$$K_1 = \bar{x} + \bar{y}_2$$

$$J_2 = 1$$

$$K_2 = x + y_2$$

(2) Characteristic equation for JK is,

$$Q(n+1) = J(n) \bar{Q}(n) + \bar{K}(n) Q(n)$$

$$y_1^+ = J_1 \bar{Q}_1 + \bar{K}_1 Q_1 = (\bar{x} + \bar{y}_1 + \bar{y}_2) \bar{y}_1 + (\bar{x} + \bar{y}_2) y_1$$

Simplify,

$$y_1^+ = \bar{y}_1 + x y_2$$

$$y_2^+ = J_2 \bar{Q}_2 + \bar{K}_2 Q_2 = 1 \cdot \bar{y}_2 + (x + y_2) y_2 = \bar{y}_2 + (x + y_2) y_2$$

Simplifying,

$$y_2^+ = y_2$$

Transition table will be as shown :

Present state	Input x		Next state
	$y_1 y_2$	0	
00	00	11, 1	1, 1, 1
00	00	10, 1	1, 0, 0
00	00	01, 1	0, 1, 1
00	00	00, 1	1, 0, 0

(3) Let's say,

$$00 \rightarrow A$$

$$01 \rightarrow B$$

$$10 \rightarrow C$$

$$11 \rightarrow D$$

\(\therefore\) State table will be,

$y_1 y_2$	x	Present input	x
A	0	D, 1	D, 1
B	1	C, 1	C, 0
C	0	B, 1	B, 1
D	1	A, 1	C, 0

Present state